
1984 CMOS DATABOOK



Hughes Solid State Products reserves the right to make revisions at any time without advance notice.
Information furnished by Hughes is believed to be accurate and reliable. However, no responsibility is assumed by Hughes for its use; nor infringement on patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Hughes.

Ī	TABLE OF CONTENTS Product Selection Guide Alphanumerical Selection Guide Nomenclature	Table of Contents
	enthe edition agrance	
Commence of the Commence of th	CMCS HORRONA A R. E. NIEWSARCS	
and the second of	LMOSECD DHIVERS	
grand and control of	CMOS MEMORIES	All the second sections of the second section is a second section of the second section section is a second section se
	1880 MICECPROCESSOR FAMILY Section Control of the C	
	SPECIAL PURPOSE PRODUCTS	
graf inflator formatic society of the society of th	METARY PRODUCTS	
	CUSTOM PRODUCTS	
3	SHIC ON FOUNDRY	
	MANUFACTURING FLOWS	
And the second of the second o	ORDERING INFORMATION	
XIII	REPRESENTATIVES AND DISTRIBUTORS	7 d
	HUGHES SOLID ST	ATE PRODUCTS

PRODUCT SELECTION GUIDE _____

Gate Arrays

	Number of	Total	1/0	Packaging Options								
Device	Gates	Pads	Pads	DIP	LCC	Pin Grid Array	Flat Pack					
H2084	2K	84	80	24 — 64	68 — 84	68, 84	_					
H4120	4K	120	116	28 — 64	68, 84, 100	84, 120						
H6152	6K	152	148	-annex	120	156	_					
H8180	8K	180	172			180	180					

CMOS EEPROMs

Device	Size	Organi- zation	Access Time (Typ.)	Voltage	Erase/ Write Byte Time	Endurance (Typ.)	Data Retention	CS Function To Enable EEPROM	No. Of Pins
H3104	4096	512 x 8	500 ns	4 — 6V	1 ms	10⁴ cycles	10 yrs. @ 125°C	No	24
H3108	8192	1024 x 8	500 ns	4 — 6V	1 ms	104 cycles	10 yrs. @ 125°C	Yes	24
H3300	256	32 x 8	550 ns	5V	1 ms	104 cycles	10 yrs. @ 125°C	No	18
HB3108	8192	1024 x 8	700 ns	4 — 6V	1 ms	104 cycles	10 yrs. @ 125°C	Yes	24

Nonvolatile RAM

Device	Size	Organi- zation	Access Time (Typ.)	Voltage	N.V. Store Operation	Recall Operation	Endurance (Typ.)	Data Retention	No. of Pins
H3500	256	64 x 4	300 ns	5V	10 ms	1 µs	10⁴ cycles	10 yrs. @ 125°C	18

CMOS LCD Drivers

Device	Type of Drive	Input	Output	Buffer Size	Supply Voltage	Cascadable	No. of Pins
H0437	Direct Segment	4 Bit BCD	28 Segments (4 x 7)	28 Bits	3 — 10V	Yes	40
H7211-1	Direct Segment	4 Bit Multiplexed	Hexidecimal 28 Segments (4 x 7)	28 Bits	3 — 6V	Yes	40
H7211-2	Direct Segment	4 Bit Multiplexed	Code B 28 Segments (4 x 7)	28 Bits	3 — 6V	Yes	40
H7211-3	Direct Segment	4 Digit Select Microprocessor Interface	Hexidecimal 28 Segments (4 x 7)	28 Bits	3 — 6V	Yes	40
H7211-4	Direct Segment	4 Digit Select Microprocessor Interface	Code B 28 Segments (4 x 7)	28 Bits	3 — 6V	Yes	40
H0438A	Direct Segment	1 Bit Serial	32 Segments	32 Bits	3 — 10V	Yes	40.
H0439	Direct Segment	1 Bit Serial	32 Segments	32 Bits	4.5 — 10V	Yes	40
H0488	Multiplexed	4 Bit Parallel	16 Rows x 16 Columns	32 Bits	3 — 8V	Yes	40
H0538A	Multiplexed	Serial	8 Rows x 26 Columns	34 Bits	3 — 10V	Yes	40
H0539A	Multiplexed	Serial	34 Columns	34 Bits	3 — 10V	Yes	40
H0540	Multiplexed	Serial	32 Rows or 32 Columns	31 Bits	3 — 12V	Yes	40
H0541	Multiplexed	4 Bit Parallel	8 Rows x 23 Columns	32 Bits	3 — 12V	Yes	40
H0542	Multiplexed	4 Bit Parallel	32 Columns	32 Bits	3 — 12V	Yes	40
H0548	Multiplexed	Serial	16 Rows x 16 Columns	200 Bits	3 — 12V	Yes	40
H0607A	Multiplexed	Serial	4 Rows x 30 Columns	34 Bits	3 — 12V	Yes	40
H0515	Multiplexed/ Auto-Refresh	Serial	8 Rows x 25 Columns	32 Bits	5 — 10V	Yes	40
H0550	Multiplexed/ Auto-Refresh	8 Bit Parallel/ASCII	8 Rows x 12 Columns	32 Char	3 — 10V	Yes	40
H0551	Multiplexed/ Auto-Refresh	Serial	34 Columns	34 Bits	3 — 10V	Yes	40
HM0438A	Direct Segment	1 Bit Serial	32 Segments	32 Bits	3 — 10V	Yes	40

PRODUCT SELECTION GUIDE _____

CMOS ROMs

				s Time /p.)	Temperati	ure Range	Supply	Voltage		No.
Device	Size	Organization	5V	10V	Ceramic	Plastic	Low Voltage	High Voltage	Ouput	Pins
H1831	4096	512 x 8	850 ns	400 ns	-55 to +125°C	-40 to +85°C	4 — 6.5V	4 — 10.5V	3-state	24
H1832	4096	512 x 8	850 ns	400 ns	-55 to +125°C	-40 to + 85°C	4 — 6.5V	4 — 10.5V	3-state	24
H1833	8192	1024 x 8	650 ns	350 ns	-55 to +125°C	-40 to +85°C	4 — 6.5V	4 — 10.5V	3-state	24
H1834	8192	1024 x 8	575 ns	350 ns	-55 to +125°C	-40 to +85°C	4 — 6.5V	4 — 10.5V	3-state	24
H1835	16384	2048 x 8	900 ns	-	-55 to +125°C	-40 to +85°C	4 — 6.5V	_	3-state	24
H23C16	16834	2048 x 8	900 ns	_	-55 to +125°C	-40 to +85°C	4 — 6.5V	_	3-state	24
H1837	32768	4096 x 8	750 ns	_	-55 to +125°C	-40 to +85°C	4 — 6.5V		3-state	24
H23C32	32768	4096 x 8	750 ns	_	-55 to +125°C	-40 to +85°C	4 — 6.5V	_	3-state	24
H23C64	65536	8192 x 8	300 ns	_	-55 to +125°C	-40 to +85°C	4 — 6.5V	_	3-state	24
H23C65	65536	8192 x 8	300 ns	_	-55 to +125°C	-40 to +85°C	4 — 6.5V	_	3-state	28
HM1831	4096	512 x 8	850 ns	400 ns	-55 to +125°C	_	4 — 6.5V	4 — 10.5V	3-state	24
HM1833	8197	1024 x 8	650 ns	350 ns	-55 to +125°C	_	4 — 6.5V	4 — 10.5V	3-state	24

CMOS RAMs

				s Time /p.)	Temperate	ure Range	Supply	Voltage		No.
Device	Size	Organization	5V	10V	Ceramic	Plastic	Low Voltage	High Voltage	Ouput	Pins
H1822	1024	256 x 4	250 ns	_	-55 to +125°C	-40 to +85°C	4 — 6.5 V	_	3-state	22
H1823	1024	128 x 8	250 ns	_	-55 to +125°C	-40 to +85°C	4 — 6.5V	_	3-state	24
H1824	256	32 x 8	400 ns	200 ns	-55 to +125°C	-40 to +85°C	4 — 6.5V	4 — 10.5V	3-state	18

1800 Microprocessor Family

		Temperate	ure Range	Voltage Range			
Device	Description	Ceramic	Plastic	Low Voltage	High Voltage	Pin	
H1802A	CPU — 8 Bit Parallel with 3.2 MHz clock @ 5V.	−55 to +125°C	-40 to +85°C	4 — 6.5V	4 — 10.5V	40	
H1802B	CPU — 8 Bit Parallel with 5 MHz clock @ 5V.	-55 to +125°C	-40 to +85°C	4 — 6.5V	_	40	
H1822	RAM — 256 x 4 (1024) with a typ. access time of 250 ns @ 5V.	─55 to +125°C	-40 to +85°C	4 — 6.5V	_	22	
H1823	RAM — 128 x 8 (1024) with a typ. access time of 250 ns @ 5V.	-55 to +125°C	-40 to +85°C	4 — 6.5V	_	24	
H1824	RAM — 32 x 8 (256) with a typ. access time of 400 ns @ 5V/200 ns @ 10V.	─55 to +125°C	-40 to +85°C	4 — 6.5V	4 — 10.5V	18	
H1831	ROM — 512 x 8 (4096) with a typ. access time of 850 ns @ 5V/400 ns @ 10V.	─55 to +125°C	-40 to +85°C	4 — 6.5V	4 — 10.5V	24	
H1832	ROM — 512 x 8 (4096) with a typ. access time of 850 ns @ 5V/400 ns @ 10V.	─55 to +125°C	_	4 — 6.5V	4 — 10.5V	24	
H1833	ROM — 1024 x 8 (8192) with a typ. access time of 575 ns @ 5V/350 ns @ 10V.	─55 to +125°C	-40 to +85°C	4 — 6.5V	4 — 10.5V	24	
H1834	ROM — 1024 x 8 (8192) with a typ. access time of 575 ns @ 5V/350 ns @ 10V.	─55 to +125°C	_	4 — 6.5V	4 — 10.5V	24	
H1835	ROM — 2048 x 8 (16384) with a typ. access time of 900 ns @ 5V/500 ns @ 10V.	─55 to +125°C	-40 to +85°C	4 — 6.5V	_	24	
H1837	ROM — 4096 x 8 (32768) with a typ. access time of 750 ns @ 5V/450 ns @ 10V.	─55 to +125°C	-40 to +85°C	4 — 6.5V	_	24	
H1852	INPUT/OUTPUT PORT — 8 Bit Parallel with mode programmable 3-state data bus.	─55 to +125°C	-40 to +85°C	4 — 6.5V	4 — 10.5V	24	
H1853	N-BIT DECODER — 1 of 8 Decoder for I/O Expansion.	─55 to +125°C	-40 to +85°C	4 — 6.5V	4 — 10.5V	16	
H1854A	UART — Full duplex organization with serial/ parallel inputs/outputs.	─55 to +125°C	-40 to +85°C	4 — 6.5V	4 — 10.5V	40	
H1855	MULTIPLY/DIVIDE — 8 x 8 Multiply of 16 ÷ 8 Divide with bi-directional 3-state data bus.	─55 to +125°C	-40 to +85°C	4 — 6.5V	4 — 10.5V	28	
H1856/57	BUFFER/SEPARATOR — 4 Bit with bi-directional 3-state data bus.	─55 to +125°C	-40 to +85°C	4 — 6.5V	4 — 10.5V	16	
H1858/59	LATCH/DECODER — 4 Bit Memory Address to select 1K RAMS.	─55 to +125°C	-40 to +85°C	4 — 6.5V	4 — 10.5V	16	
HM1831	ROM — 128 x 8 (1024) processed to Mil. Std. 883B.	-55 to +125°C	_	4 — 6.5V	4 — 10.5V	24	
HM1833	ROM — 1024 x 8 (8192) processed to Mil. Std. 883B.	-55 to +125°C	_	4 — 6.5V	4 — 10.5V	24	

CROSS REFERENCE GUIDE	
-----------------------	--

MICROPROCESSOR/PERIPHERALS

HUGHES P/N	'm'	ramonic.	, land	HARING TRUMENTS	Miles	Wreing,	Mosrae	Mo Ondo	, indologia	. / 2	Westan	James
H1802A/B 8 Bit CPU										CDP 1802A/B		
H1852 8 Bit I/O Port		MK 386K			8212				INSB212	CDP 1852		and the same
H1853 N-Bit Decoder										CDP 1853		
H1854A UART			AY-3- 1013	HD6402		IM6402				CDP 1854A	TR 1602A	data e
H1855 Multiply/Divide										CDP 1855		H.C.
H1856 Bus Separator Buffer										CDP 1856		
H1857 Bus Separator Buffer										CDP 1857		
H1858 Latch/Decoder										CDP 1858		
H1859 Latch/Decoder										CDP 1859		

NONVOLATILE MEMORIES/CMOS MEMORIES

HUGHES P/N	/ms	FAIRCHI.	O. MANAGE	S. HOTEL		Interest	, Jasom	Morogon	Wo now	¥ /30	\ \z ₂	/ / / / / / / / / / / / / / / / / / / /	Seles Se	Sup	STIVER	Peros We	ZOS. STRUMENTS	400 oo
H1822C 256 x 4 RAM	S5101	F47218C	HM 6551	HM435101		IM 6551		MC5101	MM2101 74C920	MSM573	CDP 1822C	2101	SLM 5101		SY2101	2101	TC 5501	
H1823C 128 x 4 RAM								MC6810A	6551 6552									i
H1824 32 x 8 RAM											CDP 1824							
H1831/32 512 x 8 ROM					2704		MK2500P MK2600		87SL9S/6 5204C 5232/33	MSM575	CDP 1831/32					SNXXS474 SNXXS475		14
H1833/34 1024 x 8 ROM					8708			MCM65308			CDP 1833/34							
H1835 2048 x 8 ROM					2716 2316						CDP 1835							
H1837 4096 x 8 ROM											CDP 1837							
H23C16 2048 x 8 ROM					2716 2316	IM 6316				5316				CM 1600				
H23C32 4096 x 8 ROM																		1
H23C64 8192 x 8 ROM																		
H3104 512 x 8 E ² PROM																		
H3108 1024 × 8 E ² PROM																		
H3300 32 x 8 E ² PROM																		1
H3500 64 x 4 NOV RAM																		X2210

LCD DRIVERS

HUGHES P/N	1	Dayer Co.	Novel Market	J. Greek	, John Marie	
H0437 4 DIGIT DRIVER						
H7211-1 4 Digit Driver		DD7211	7211IPL			
H7211-2 4 Digit Driver		DD7211A	7211AIPL		DF412	
H7211-3 4 Digit Driver			7211MIPL			
H7211-4 4 Digit Driver			7211AMIPL			
H0438A Serial Input Driver	S4521			58438		
H0488 Parallel Input Driver						
H0538A/0539A Serial Input Drivers						
H0540 Serial Input Driver						
H0541/0542 Parallel Input Drivers						
H0548 Serial Input Driver						
H0515 Auto Refresh Driver						
H0550/0551 Intelligent Controller						
H0607A Serial Input Driver						

ALPHANUMERIC SELECTION GUIDE_____

PRODUCT	PAGE	PRODUCT	PAGE
H 0437	 41	H 1853	 167
H 0438A	 53	H 1854A	 171
H 0488	 57	H 1855	 187
H 0515	 81	H 1856	 199
H 0538A	 61	H 1857	 199
H 0539A	 61	H 1858	 203
H 0540	 65	H 1859	 203
H 0541	 69	H 2084	 13
H 0542	 69	H 3104	 21
H 0548	 73	H 3108	 27
H 0550	 89	H 4120	 13
H 0551	 89	H 6152	 13
H 0607A	 77	H 7211	 45
H 1084A	 13	H 8180	 13
H 1802A	 147	H 23C16	 129
H 1802B	 147	H 23C32	 133
H 1822	 101	H 23C64	 137
H 1823	 105	H 23C65	 141
H 1824	 109	Н 3000	 35
H 1831	 113	Н 3300	 33
H 1832	 117	Н 3500	 34
H 1833	 113	H 0550 K-16	 97
H 1834	 117	HB 3108	 215
H 1835	 121	HM 0438A	 221
H 1837	 125	HM 1831	 225
H 1852	 163		

_____ HUGHES SOLID STATE PRODUCTS


STATUS NOTICES

Preliminary Information: indicates guidance values for evaluation purposes. Some electrical parameters are subject to change.

Advance Information: indicates design objectives. Some functional characteristics are subject to change.

NOMENCLATURE

Hughes is in the process of re-defining our nomenclature. For more detailed information, contact Hughes or Hughes' representatives.



Example

HM 23C64-C-L-000 = Hughes Military 23C64, 4-6.5 voltage range, in a leadless chip carrier package, standard device.

Product Type

000 = Standard Product XYZ = Custom Product *

Variable Modifier*

One character modifier for speed, power, processing, etc.

Packages

L = Leadless Chip Carrier

D = Ceramic Dip

H = Devices in Chip Form

P = Plastic Dip

Y = Cerdip

Product Flow

C = Commercial

I = Industrial

B = Hi Reliability

M = Military

S = Special*

^{*}For detailed information, contact Hughes' Customer Service.

HCMOS Configurable Gate Arrays

DESCRIPTION

Hughes' Quad Logic® Array family of Configurable Gate Arrays utilize an oxide-isolated, double metal HCMOS process. The devices range in complexity from 2,000 to 8,000 gates.

The basic Quad Logic cell is a four gate equivalent, consisting of 10 n-channel and 10 p-channel transistors arranged as two back-to-back 2-input and 3-input gate equivalents(see figure below). This architecture, combined with double layer metal interconnections, minimizes the number of gates necessary to implement macro functions and ensures efficient interconnection and routing.

The Quad Logic Array family is fully supported by Hughes Design Automation software tools which include an extensive macro function library, logic capture, simulation and verification tools, testability analysis and fault modeling. Hughes' proprietary Gate Array Layout Automation system (GALA) allows for automatic placement of macros and routing of the interconnection patterns. The HCMOS process provides switching speeds exceeding that of Schottky/TTL while providing low power consumption, high noise immunity, and ease of design.

The Quad Logic Array family is available in a variety of ceramic and plastic DIPs, leadless chip carriers and pin grid arrays. See page 5 for more details.

FEATURES

- High Performance 3µ HCMOS Silicon Gate Technology
- TTL and CMOS I/O Compatibility
- Output Buffer Options Provide Drive Currents of up to 16 mA
- Standard Process is MIL. STD. 883
- Up to 172 I/O Buffers Available
- P Channel and N Channel Sizes for Symmetrical Switching $(W_D = 2W_D)$


- Extensive Macro Library Available
- Two Levels of Metal Interconnection
- Propagation Delays of 1.4 Nanoseconds and Data Rates up to 35 MHz

Quad Logic Array Family

DEVICE (H2088	H4120	H6152	H8180
Number of Gates	2K	4K	6K	8K
Total Pads	88	120	152	180
I/O Pads	84	116	148	172
PACKAGING OPTIONS				4
DIP	24-64	28-64	_	_
LCC	68,84	68,84,100	120	_
Pin Grid Array	68,84	84,120	156	180
Flat Pack		80	_	180*

In development

Quad Cell Schematic



ABSOLUTE MAXIMUM RATINGS

(Referenced to Ground)

DC Supply-Voltage Range (VDD) - 0.3 to + 7.5 Volts

Input Voltage (V_I) -0.3 Volts to (V_{DD} + 0.3) Volts

DC Input Current (I₁) ± 10 mA

Storage Temperature Range (TSTG)

Ceramic - 65 to + 150°C

RECOMMENDED OPERATING CONDITIONS

Operating Ambient Temperature Range (TA)

Military — 55 to + 125°C Industrial — 40 to + 85°C

Commercial 0 to + 70°C

DC Supply Voltage (VDD) + 3 to + 6 Volts

NOTE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. CHARACTERISTICS, Specified at VDD = 5V ± 10% (referenced to Ground), TA = -55 to + 125°C.

SYMBOL	PARAMETERS	CONDITIONS	Min.	Typ.	Max.	UNITS	
V _{IL}	Low Level Input Voltage TTL Inputs	_	_	_	0.8	V	
	CMOS Inputs —		_		1.5	1	
VIH	High level Input Voltage TTL Inputs	_	2.2	1.7	_	V	
	CMOS Inputs	_	3.5	2.5	_	1	
	Input Current CMOS, TTL Inputs	V _{IN} = V _{DD}	– 10	1	10		
IN	Inputs with pull-down resistors	V _{IN} = V _{DD}	_	150	800	uА	
'IN	CMOS Inputs	V _{IN} = 0.4V	- 10	1	10	μΑ	
	TTL Inputs & Inputs with Pull-Up Resistors	V _{IN} = 0.4V	-800	- 150	_		
	High Level Output Voltage Type T1	I _{OH} = 1.6 mA	2.4	4.5	_		
Vон	Type T2	I _{OH} = 3.2 mA	2.4	4.5	_	v	
	Туре Т3	I _{OH} = 4.8 mA	2.4	4.5	_	1	
	Low Level Output Range Type T1	I _{OL} = 2.0 mA	_	0.2	0.4		
VOL	Type T2	I _{OL} = 4.0 mA	_	0.2	0.4	V	
	Type T3	I _{OL} = 8.0 mA		0.2	0.4		
loz	Three-State Output Leakage Current	V _{OH} = +V or GND	- 10	1	10	μA	
los	Output Short Circuit Current Type T3	+V = 5V, V ₀ = +V + V = 5V, V ₀ = OV	25 - 7	_	90 - 28	mA	
IDD	Quiescent Supply Current	V _{IN} = +V or GND		Design D	ependent		
CIN	Input Capacitance	Any Output (design dependent/typical)	_	5	_	pF	
COUT	Output Capacitance	Any Input (design dependent/typical)		8	_	pF	

A.C. CHARACTERISTICS (Typical Values), Supply Voltage (+V) = 5V, TA = + 25°C

MACRO TYPE	SYMBOL	ΔtpD 1 Gate Load ns	∆tpp per Gate Load ns Gate	∆ ^t pD mm Metal ns/mm	Δ ^t PD ns tp/tr ns/ns
1X Inverter	t _{PHL}	.74	.27	.23	.08
	t _{PLH}	.82	.36	.30	.14
2X Inverter	^t PHL	.60	.13	.12	.06
	^t PLH	.63	.17	.14	.11
4X Inverter	^t PHL	.53	.06	.06	.05
	^t PLH	.56	.08	.08	.09
NAND, 2- Input	[†] PHL	1.42	.40	.38	.07
	[†] PLH	1.11	.30	.31	.15
NAND, 3- Input	tPHL	2.43	.57	.57	.04
	tPLH	1.41	.31	.29	.17
NOR, 2- Input	[†] PHL	.80	.23	.20	.08
	[†] PLH	1.53	.61	.60	.17
NOR, 3- Input	^t PHL	1.15	.26	.25	.13
	^t PLH	3.4	.92	.90	.09
D Flip/Flop	^t PHL ^t PLH ^t S ^t H	2.60 2.30 2.83	.32 .40 —	.36 .40 —	0.19 0.15 —
Input Buffer, R1	tphl	3.13	.39	.45	0.15
	tplh	4.95	1.38	1.25	0.17

Quad Logic Arrays


A.C. CHARACTERISTICS, cont.

OUTPUT LOADING	SYMBOL	15pF	50pF	100pF	150pF	UNITS
Output, T1	^t PHL ^t PLH	5.96 3.66	13.83 8.95	25.03 16.5	36.2 24.5	ns
Output, T2	[†] PHL [†] PLH	5.55 3.08	9.66 5.75	15.30 9.53	21.0 13.30	ns
Output, T3	t _{PHL} t _{PLH}	6.12 3.25	9.10 5.08	13 7.6	16.8 10.13	ns

DESIGN AUTOMATION

The heart of Quad Logic Array implementation is the well-documented macro library. The figure below depicts the parallel paths for LSI and macro developments.

Each developmental step is supported by the software indicated and the designer may choose to enter the development cycle at any step as long as the data bases are compatible. New macros are continuously being added to the library and are available for general use after verification and simulation.



HCMOS LSI DESIGN

POWER DISSIPATION ESTIMATES

The most important elements of power dissipation in HCMOS circuits are the charging and discharging of circuit capacitances and output loading. Power dissipation due to leakage currents and switching overlap currents are normally negligible over the standard logic operating conditions.

The capacitive switching power is equivalent to $P = fCV^2$; where P = power dissipation, f = switching frequency, C = capacitance being switched, and V = the voltage change across the capacitance. The following guide can be used for initial estimation of power dissipation of the Quad Logic Array family.

1. Equivalent gate dissipation P_G = 0.016 mW/MHz (2-input NAND with fanout = 2 and 2 mm of interconnect)

2.	Output	Dissipation
	Туре	mW/MHz/pf
	T1	0.026
	T2	0.0265
	T3	0.027

Example for Power Dissipation Estimation

1. Internal logic dissipation:

a) No. of equivalent gates utilized	6,500
b) Percent switching each cycle	15%
c) No. of gates switching each cycle	975
d) Power per gate/MHz	0.016 mW/MHz

Total internal logic dissipation = 15.6 mW/MHz

2. Output power dissipation:

a) No. of T3 outputs_utilized	72
b) Output load capacitance (avg)	50 pF
c) No. of outputs switching (avg)	18
d) Power per output of MHz	1.35 mW/MHz
Total autaut names dissination - 04	O ma\A//AALL=

Total output power dissipation = 24.3 mW/MHz

3. Total power per MHz (1 + 2) = 39.9 mW/MHz @ 10 MHz Power = 399 mW

Use the above estimation technique during initial design. More accurate power dissipation estimates can be made with actual interconnect capacitances as determined from routing data and from nodal switching as determined during logic simulation.

PROPAGATION DELAY ESTIMATION

The tabulation of typical AC Characteristics provides a method of estimating the propagation delays through the logic circuitry by summing the effects of gate fanout, interconnect loading and input rise and fall times for each node of interest.

The macro library data sheets provide curves and data for worse case ($V_{DD} = 4.5V$, $T_A = +125^{\circ}C$); best case ($V_{DD} = 5.5V$, $T_A = -55^{\circ}C$) and nominal case ($V_{DD} = 5V$, $T_A = +25^{\circ}C$) conditions. To estimate delays at other conditions, the following multipliers may be used to account for temperature and supply voltage variations.


Temperature	-55°C	-30°C	0°C	+ 25°C	+ 85°C	+ 125°C
Multiplier	0.76	0.83	0.93	1.0	1.18	1.3

Voltages	+ 3.0V	+ 4.0V	+ 4.5V	+ 4.75V	+ 5.0V	+ 5.25V	+ 5.5V	+ 6.0V	+ 7.0V
Multiplier	1.7	1.3	1.15	1.07	1.0	0.93	0.89	0.78	0.70

The above consideration for gate loading, gate input rise and fall times, temperature variations and supply voltage variations are all determined for nominal production conditions. Estimating "worse case" and "best case" delays should include a 40% factor for lot-to-lot manufacturing variations.

DEVELOPMENT CYCLE

Hughes offers several levels of design interface. Your engineers may do the entire design or Hughes' engineers can do the design work. The chart below details the levels of interface.



PACKAGING

The standard packages listed below are available for the Quad Logic Array family of High Performance Gate Arrays. The primary package used for each type is further highlighted. Pin grid array packages are preferred for prototype evaluation. Package types other than those listed may be available upon request.

DEVICE	OIP TYPES 0.100" CENTER	LCC TYPES 0.050" CENTERS	PIN GRID ARRAY 0.100" CENTERS	FLAT PACKS
H2088	24 to 64	68, 84	68, 84	_
H4120	28 to 64	68, 84, 100, 120	84, 120	80 (0.050" centers)
H6152	_	_	156	
H8180		_	180	180* (0.035" centers)

^{*} In Development

	Chetal Wallingt Exercision	
	OMAN ED MI A商品AYG	
III	CMOS NONVOLATILE MEMORIES Electrically Erasable PROMs Nonvolatile RAM H3000 Programmer	EEPROMS
gramma de la companya	STATES FOR BRIVERS	
And the second s	OMOS MEMCARES	Control of the Contro
V	1810 ACTROPAGOLOSSIC GRAS Tostos al actual Tostos	
VII	SPECIAL PURPOSE PRODUCTS	CARROLLER AND
VIII	MILITARY PRODUCTS	
	CUSTOM PRODUCTS	
X	SILICON FOUNDRY	The second secon
XI	MANUFACTURING FLOWS	
XII	ORDERING INFORMATION	
XIII	REPRESENTATIVES AND DISTRIBUTORS	1-17

512 x 8 **CMOS EEPROM**

DESCRIPTION

Hughes' 3104 is a CMOS Electrically Erasable and Programmable Read Only Memory (EEPROM) organized 512 x 8. It is ideal for applications where large amounts of data must occasionally be altered and then stored during power down conditions such as program storage, data tables or data collection.

Data modification is accomplished by first raising the power voltage, VDD to + VPP and selecting the device with CS high (+5V). Then, erasing or writing is controlled with T²L level signals to the appropriate control inputs \overline{OE} (Erase) and \overline{CE} (Write).

All read operations are performed with V_{DD} at 5 volts. With CS at a high level, the falling edge of the Chip Enable signal (CE) latches a valid address input and initiates the accessing of data. The information is enabled on the bus when Output Enable (OE) is a low level.


The Chip Select (CS) input for this device is functional in all modes, allowing for chip selection in the Read, Erase, or Write modes independent of OE and CE inputs.

The 3104 is available in a 24 lead hermetic dual-in-line ceramic package (D suffix), plastic package (P suffix), cerdip (Y suffix) or leadless chip carriers, (L suffix).


FEATURES

- 512 x 8 CMOS EEPROM
- TTL Level Erase/Byte Write Controls
- 1 ms Erase/Write times
- 10,000 Erase/Write cycles
- 10 year Data Retention
- 3-Line Control Architecture
- 10 μW Typical Quiescent Power Dissipation
- JEDEC Approved 24 pin DIP

PIN CONFIGURATION



FUNCTIONAL DIAGRAM



ABSOLUTE MAXIMUM RATINGS

DC Supply Voltage Range —0.3 to + 18 Volts (All Voltages referenced to GND terminal)
Input Voltage Range —0.3 to V_{DD} + 0.3 Volts
Storage Temperature Range —65 to + 150°C

NOTE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

		Read Mode	Write or Erase Mode
V _{DD} Supply Voltage		5 <u>+</u> 1 Volts	16 <u>+</u> 1 Volts
Temperature Range	HC3104	0°C to + 70°C	0°C to +70°C
	HI 3104	-40°C to + 85°C	-40°C to + 85°C

DC OPERATING CHARACTERISTICS

lead: VDD = 6V Unless Otherwise Specified		pecified	HC3104		HI 3104			
		+25°C	0°C to	+70°C	-40°C t	o +85°C		TEST A
SYMBOL	PARAMETER	TYPICAL1	MIN.	MAX.	MIN.	MAX.	UNITS	CONDITIONS
ICC1	Standby Current	2	_	100	_	100	μΑ	V _{IN} = 0 or V _{DD}
ICC1A	Active Current ¹	2	_	100	_	100	μΑ	CE = OE = 0
VOL	Output Low Voltage	0.25	_	0.45	_	0.45	٧	V _{DD} = 4.75V, I _O = 2.1mA
VOH	Output High Voltage	4.5	2.4	_	2.4	_	V	V _{DD} = 4.75V, I _O = -400μ
VIL	Input Low Voltage	_	_	0.6	_	0.6	V	V _{DD} = 4.75V
VIH	Input High Voltage	_	2.4		2.4	_	٧	V _{DD} = 5.25V
lu	Input Leakage Current ¹	<u>+</u> 0.1	_	<u>+</u> 1	_	<u>+</u> 1	μА	V _{IN} = 0 or V _{DD}
lLO	Output Leakage Current ¹	<u>+</u> 0.3	_	<u>+</u> 1	_	<u>+</u> 1	μA	VO = 0 or VDD

Erase or Write: VDD = 17V Unless Otherwise Specified

		HC	3104	HI S	3104			
		25°C	25°C 0°C to + 70°C		-40°C to +85°C			TEST
SYMBOL	PARAMETER	TYPICAL1	MIN.	MAX.	MIN.	MAX.	UNITS	CONDITIONS
ICC2	Prog. Current	3	_	5	_	5	mA	V _{IN} = 0 or V _{DD}
ICC2A	Prog. Current	25	_	30		30	mA	V _{IN} = 5V
VIL	Input Low Voltage	_	_	0.6		0.6	V	_
VIH	Input High Voltage	_	3.8		3.8	_	V	
¹ LI	Input Leakage Current ¹	<u>+</u> 0.1	_	<u>+</u> 1	_	<u>+</u> 1	μА	V _{IN} = 0 or V _{DD}
lLO	Output Leakage Current ¹	<u>+</u> 0.3	_	<u>+</u> 1	_	<u>+</u> 1	μΑ	$V_O = 0$ or V_{DD}

AC OPERATING CHARACTERISTICS

H 3104

Read: VDD = 5V Unless Otherwise Specified

		• • • • • • • • • • • • • • • • • • • •	HC3104		HI 3104			
		25°C	0°C to	+70°C	-40 to +85°C			TEST
SYMBOL	PARAMETER	TYPICAL1	MIN.	MAX.	MIN.	MAX.	UNITS	CONDITIONS
^t ASU	Address Set Up Time	0	75	_	75		ns	CS = V _H
^t AH	Address Hold Time	100	200	_	200	_	ns	CS = V _H
^t ACE	Access Time from CE	500	_	800		825	ns	CS = V _H , \overline{OE} = V _L
^t OE	Output Enable Time	250	-	375	_	400	ns	CS = V _H , \overline{CE} = V _L
t _{ACS}	Access Time from CS	550		800		825	ns	CE = VL, OE = VL
^t DF	OE to High Impedence	350	_	450	_	475	ns	CE = VL, CS = VH
tон	Output Hold from OE, CE, or CS which ever occurs first	0	0		0		ns	
[†] CEH	CE High Time	0.5	1.4		1.4	-	μs	**************************************
ICC3	Dynamic Current	1.0		1.2		1.2	mA	f = 100KHz

READ TEST CONDITIONS

Output Load: C_L - 50pF Input Levels: V_H = 2.4 Volts, V_L = 0.45 Volts

Timing Measurement Reference Levels: Input = Output = 50% Input Rise and Fall Times: $t_r = t_f = 10$ ns

Erase and Write, VDD = 16V Unless Otherwise Specified

			нс	3104	HI 3	104		
		25°C	0°C to	+70°C	-40 to	+85°C		TEST
SYMBOL	BOL PARAMETER	TYPICAL1	MIN.	MAX.	MIN.	MAX.	UNITS	CONDITIONS
tvps	Program Set Up Time ¹		5	-	5	_	μs	
^t EP	Erase Pulse Width ²	1	1	10	1	10	ms	CS = V _H , CE = V _H
tWP	Write Pulse Width ²	1	1	10	1	10	ms	CS = V _H , OE = V _H
^t DS	Data Set Up Time ¹	200	260	_	260	- 1	ns	CS = V _H , OE = V _H
^t DH	Data Hold Time ¹	200	260	_	260	- !	ns	CS = V _H , \overline{OE} = V _H
^t ASP	Address Set Up Time ¹	200	260		260	_	ns	CS = V _H
^t AHP	Address Hold Time ¹	200	260	_	260	_	ns	CS = V _H

PROGRAMMING TEST CONDITIONS

Input Levels: V_H = 3.8 Volts, V_L = 0.6 Volts

Timing Measurement Reference Levels: Input = Output = 50% Input Rise and Fall Times: $t_r = t_f = 10$ ns

NONVOLATILE CHARACTERISTICS


			HC3	104	HI 3	104	To the state of th	
SYMBOL	DADAMETED	25°C	0°C to	+70°C	-40 to	+ 85°C		TEST
STIVIBUL	PARAMETER	TYPICAL1	MIN.	MAX.	MIN.	MAX.	UNITS	CONDITIONS
E	Endurance ^{1,3}	100,000	10,000	_	10,000		Cycles/Byte	V _{DD} = 16V t _{EP} = t _{WP} = 1 ms
TR	Retention 1,4	The state of the s	10	_	10	_	Years	V _{DD} = 0 to 5V

NOTES:


- 1. This parameter is only sampled and is not 100% tested.
- 2. Erase and Write time is a function of +Vpp. See characteristic curve.
- 3. Endurance is the maximum number of erase/write cycles per byte.
- 4. Retention is the amount of time the data is retained in the memory without power being supplied.

TIMING WAVEFORMS


Read



Chip Erase/Byte Write (CS = VH)



PROGRAM CHARACTERISTICS VS. SUPPLY VOLTAGE



OPERATING MODES

The 3104 has three modes of operation: Read, Block Erase and Byte Write, all enabled when the chip is selected (CS = high). In the Read Mode the 3104 functions as a normal CMOS ROM. When the power input (VDD) is raised to + VPP, the Erase or Program Mode is enabled. In the Erase Mode, all bytes are reset to a logic low (GND). In the Program Mode, bits of the addressed byte may be set to a logic high. An Erase Operation is required before re-writing over previously Programmed data. Detailed procedures for each mode follow:

READ MODE: The circuit reads addresses on the falling edge of \overline{CE} and latches the accessed data until \overline{CE} goes high again. The latched data will appear at the outputs whenever \overline{CE} is low, CS is high, and \overline{OE} is low. A read is initiated with CS going high if \overline{CE} is already low.

ERASE MODE: A Block Erase (all 0's in memory) is accomplished by setting \overline{CE} and \overline{OE} high, raising the positive supply to + VPP and then pulsing \overline{OE} low. When the circuit internally senses the + VPP voltage, it floats the outputs, preventing + VPP level signals from appearing on the data I/O bus. Erasure can also be controlled by CS if \overline{OE} is already low.

WRITE MODE: A write consists of programming 1's into bits that contain a 0. A byte is programmed by setting \overline{CE} and \overline{OE} high, raising the positive supply to + Vpp, and pulsing \overline{CE} low. The address lines must have valid data when CE falls and the data to be programmed must be valid on the data I/O lines while \overline{CE} is low. A write operation can follow an Erase while holding + Vpp at + Vpp, and several or all the bytes can be programmed with + Vpp held at + Vpp. A write can also be controlled by CS if \overline{CE} is already low.

State	CE	CS	ŌĒ	V _{DD}	I/O Bus
Standby (unselected)	×	0	×	X	Floating
Standby (unselected)	1	1	1	X	Floating
Standby (selected)	1	1	0	+5	Floating
Read	0	1	0	+5	Floating
Read	0	1	0	+5	Data Out
Erase	1	1	0	+Vpp	Floating
Program	0	1	1	+VPP	Data Input
Prohibited State	0	1	0	+Vpp	Data Input

NOTE 5. Recommended modes for V_{DD} transition to and from + V_{PD}. V_{DD} should not fall below input levels during transition.

PIN DESCRIPTIONS

MA 0-MA 8: Address inputs which select one of 512 bytes of memory for either Read or Program. The addresses need to be valid only during the falling edge of \overline{CE} .

I/O 0-I/O 7: Bidirectional three-state data lines that are Data outputs during Read operation and Data inputs during Program operation.

GND: Negative supply terminal and V = 0 reference.

Vpp: Positive supply terminal. It is raised to + Vpp for Erase and Program operations.

CS: Chip Select. A Logic Low disables all control inputs in all modes.

OE: Output Enable. A Logic High disables the Data Output Drivers in normal operation. If VDD =

+ Vpp, a Logic Low causes a block erase. This input is active only when CS operates high.

CE: Chip Enable. This input causes the circuit to read the addresses at its falling edge for both Read and Program operations. For the Read operation, accessed data is latched and valid as long as \overline{CE} is held at Logic Low. If $V_{DD} = + V_{PP}$, a Logic Low causes a byte program operation. This input is active only when CS is high.

Information furnished by Hughes is believed to be accurate and reliable. However, no responsibility is assumed by Hughes for its use; nor for any infringements or patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Hughes.

HUGHES SOLID STATE PRODUCTS

500 Superior Avenue Newport Beach, CA 92663 Telephone (714) 759-2942 TWX: 910-596-1374 In Europe: Hughes Solid State Products Hughes International Service Co. Schmaedel Str. 22, 8000 Munich, Germany Telephone 49-89-834, 7088 Telex: 5213856 HSPD

Printed in U.S.A. 2/84 Supersedes Previous Data

1024 x 8 **CMOS EEPROM**

DESCRIPTION

Hughes' H3108 is a CMOS Electrically Erasable and Programmable Read Only Memory (EEPROM) organized 1024 x 8. It is ideal for applications where large amounts of data must occasionally be altered and then stored during power down conditions such as program storage, data tables or data collection.

Data modification is accomplished by first raising the power voltage, Vpp to + Vpp and selecting the device with CS high (+5V). Then, erasing or writing is controlled with T²L level signals to the appropriate control inputs OE (Erase) and CE (Write).

All read operations are performed with VDD at 5 volts. With CS at a high level, the falling edge of the Chip Enable signal (CE) latches a valid address input and initiates the accessing of data. The information is enabled on the bus when Output Enable (OE) is a low level.

The Chip Select (CS) input for this device is functional in all modes, allowing for chip selection in the Read, Erase, or Write modes independent of OE and CE inputs.


Hughes' H3108 is available in a 24 lead hermetic dual-in-line ceramic package (D suffix), plastic package (P suffix), cerdip (Y suffix) or leadless chip carrier (L suffix). Devices in chip form (H suffix) are available upon request. Information on Hughes' HB3108, 1K x 8 Military EEPROM is available upon request. **PIN CONFIGURATION**

FEATURES

- 1K x 8 CMOS EEPROM
- TTL Level Erase/Byte Write Controls
- 1 ms Erase/Write times
- 10.000 Erase/Write cycles
- 10 year Data Retention
- 3-Line Control Architecture
- 10 µW Typical Quiescent Power Dissipation
- JEDEC Approved 24 pin DIP

1 •	24	□ V _{DD}
2	00	
_	23	MA 8
3	22	
4	21	□ cs
5	20	OE
6	19	NC
7	18	CE
8	17	BUS 7
9	16	□ BUS 6
10	15	BUS 5
11	14	BUS 4
12	13	BUS 3
	3 4 5 6 7 8 9 10	4 21 5 20 6 19 7 18 8 17 9 16 10 15 11 14

FUNCTIONAL DIAGRAM



ABSOLUTE MAXIMUM RATINGS

DC Supply Voltage Range -0.3 to + 18 Volts (All Voltages referenced to GND terminal)
Input Voltage Range -0.3 to V_{DD} + 0.3 Volts
Storage Temperature Range -65 to + 150°C

NOTE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

		Read Mode	Write or Erase Mode	
V _{DD} Supply Voltage		5 <u>+</u> 1 Volts	16 <u>+</u> 1 Volts	
Temperature Range	HC3108	0°C to + 70°C	0°C to + 70°C	
	HI 3108	-40°C to + 85°C	-40°C to + 85°C	

DC OPERATING CHARACTERISTICS

Read: VDD = 6V Unless Otherwise Specified

read: VDD = 6V Uniess Otherwise Specified				HC3108		HI 3108		
		+25°C 0°C to +70		+70°C	-40°C t	o +85°C		TEST A
SYMBOL	PARAMETER	TYPICAL1	MIN.	MAX.	MIN.	MAX.	UNITS	CONDITIONS
ICC1	Standby Current	2	_	100	_	100	μΑ	VIN = 0 or VDD
ICC1A	Active Current 1	2	_	100	_	100	μΑ	CE = OE = 0
VOL	Output Low Voltage	0.25	_	0.45	_	0.45	٧	V _{DD} = 4.75V, I _O = 2.1mA
Voн	Output High Voltage	4.5	2.4	_	2.4	_	٧	V _{DD} = 4.75V, I _O = -400μA
VIL	Input Low Voltage		_	0.6	_	0.6	٧	V _{DD} = 4.75V
VIH	Input High Voltage		2.4	_	2.4	_	٧	V _{DD} = 5.25V
ILI	Input Leakage Current ¹	<u>+</u> 0.1	_	<u>+</u> 1	_	<u>+</u> 1	μΑ	V _{IN} = 0 or V _{DD}
lLO	Output Leakage Current 1	<u>+</u> 0.3	_	<u>+</u> 1	_	<u>+</u> 1	μА	VO = 0 or VDD

Erase or Write: VDD = 17V Unless Otherwise Specified

			НС	3108	HI:	3108			
SYMBOL		25°C	0°C to + 70°C		-40°C to +85°C			TEST	
	PARAMETER	TYPICAL1	MIN.	MAX.	MIN.	MAX.	UNITS	CONDITIONS	
ICC2	Prog. Current	3		5	_	5	mA	V _{IN} = 0 or V _{DD}	
ICC2A	Prog. Current	25	_	30	_	30	mA	V _{IN} = 5V	
VIL	Input Low Voltage	_	_	0.6	-	0.6	V	_	
VIH	Input High Voltage	_	3.8	_	3.8	_	V	_	
lLi	Input Leakage Current ¹	<u>+</u> 0.1		<u>+</u> 1		<u>+</u> 1	μΑ	V _{IN} = 0 or V _{DD}	
lo	Output Leakage Current 1	± 0.3	_	<u>+</u> 1	_	<u>+</u> 1	μА	VO = 0 or VDD	

AC OPERATING CHARACTERISTICS Read: VDD = 5V Unless Otherwise Specified

eau. VDD - 3V Omess Omerwis		e Specilled	HC3	108	HI :	3108		
The Stage	PARAMETER	25°C	0°C to +70°C		-40 to +85°C		1 1000000	TEST
SYMBOL		TYPICAL	MIN.	MAX.	MIN.	MAX.	UNITS	CONDITIONS
^t ASU	Address Set Up Time	0	75	_	75	_	ns	CS = VH
^t AH	Address Hold Time	100	200	_	200	_	ns	CS = VH
†ACE	Access Time from CE	500	_	800	_	825	ns	CS = V _H , OE = V _L
†OE	Output Enable Time	250	_	375	_	400	ns	CS = V _H , CE = V _L
tACS	Access Time from CS	550		800	_	825	ns	CE = VL, OE = VL
t _{DF}	OE to High Impedence	350	_	450		475	ns	CE = VL, CS = VH
tОН	Output Hold from OE, CE, or CS which ever occurs first	0	0		0	_	ns	_
^t CEH	CE High Time	0.5	1.4	_	1.4	_	μs	
lCC3	Dynamic Current	1.0	_	1.2	_	1.2	mA	f = 100KHz

READ TEST CONDITIONS

Output Load: C_L = 50pF Input Levels: V_H = 2.4 Volts, V_L = 0.45 Volts Timing Measurement Reference Levels: Input = Output = 50% Input Rise and Fall Times: $t_{\rm f}=t_{\rm f}=10{\rm ns}$

Erase and Write, VDD = 16V Unless Otherwise Specified

			HC	3108	HE 3108			
SYMBOL		25°C 0°C to +70°C		-40 to +85°C			1801 .	
	PARAMETER	TYPICAL	MIN.	MAX.	MIN.	MAX.	UNITS	CONDITIONS
tvps	Program Set Up Time ¹	_	5	_	5	_	μs	
tEP	Erase Pulse Width ²	1	1	10	1	10	ms	CS = V _H , CE = V _H
tWP	Write Pulse Width ²	1	1	10	1	10	ms	CS = V _H , OE = V _H
tDS	Data Set Up Time ¹	200	260	_	260	_	ns	CS = V _H , \overline{OE} = V _H
^t DH	Data Hold Time ¹	200	260	_	260		ns	CS = V _H , OE = V _H
^t ASP	Address Set Up Time ¹	200	260	_	260	_	ns	CS = V _H
^t AHP	Address Hold Time ¹	200	260		260	_	ns	CS = V _H

PROGRAMMING TEST CONDITIONS

Input Levels: $V_H = 3.8 \text{ Volts}$, $V_L = 0.6 \text{ Volts}$

Timing Measurement Reference Levels: Input = Output = 50% Input Rise and Fall Times: $t_r = t_f = 10$ ns

NONVOLATILE CHARACTERISTICS


NONVOLATILE CHARACTERISTICS				HC3108 HI 3108		108		
SYMBOL PARAMETER	25°C	C 0°C to		-40 to +85°C		10.75	TEST	
	TYPICAL	MIN.	MAX.	MIN.	MAX.	UNITS	CONDITIONS	
E	Endurance ^{1,3}	100,000	10,000		10,000	_	Cycles/Byte	V _{DD} = 16V t _{EP} = t _{WP} = 1 ms
TR	Retention 1,4	_	10	_	10	_	Years	V _{DD} = 0 to 5V

NOTES:


- 1. This parameter is only sampled and is not 100% tested.
- 2. Erase and Write time is a function of +Vpp. See characteristic curve.
- 3. Endurance is the maximum number of erase/write cycles per byte.
- 4. Retention is the amount of time the data is retained in the memory without power being supplied.

TIMING WAVEFORMS


Read



Chip Erase/Byte Write (CS = VH)



PROGRAM CHARACTERISTICS VS. SUPPLY VOLTAGE



OPERATING MODES

The 3108 has three modes of operation: Read, Block Erase and Byte Write, all enabled when the chip is selected (CS = high). In the Read Mode the 3108 functions as a normal CMOS ROM. When the power input (VDD) is raised to + VPP, the Erase or Program Mode is enabled. In the Erase Mode, all bytes are reset to a logic low (GND). In the Write Mode, bits of the addressed byte may be set to a logic high. An Erase Operation is required before re-writing over previously Programmed data. Detailed procedures for each mode follow:

READ MODE: The circuit reads addresses on the falling edge of \overline{CE} and latches the accessed data until \overline{CE} goes high again. The latched data will appear at the outputs whenever \overline{CE} is low, CS is high, and \overline{OE} is low. A read is initiated with CS going high if \overline{CE} is already low.

ERASE MODE: A Block Erase (all 0's in memory) is accomplished by setting \overline{CE} and \overline{OE} high, raising the positive supply to + Vpp and then pulsing \overline{OE} low. When the circuit internally senses the + Vpp voltage, it floats the outputs, preventing + Vpp level signals from appearing on the data I/O bus. Erasure can also be controlled by CS if \overline{OE} is already low.

WRITE MODE: A Write consists of programming 1's into bits that contain a 0. A byte is written by setting \overline{CE} and \overline{OE} high, raising the positive supply to + Vpp, and pulsing \overline{CE} low. The address lines must have valid data when \overline{CE} falls and the data to be programmed must be valid on the data I/O lines while \overline{CE} is low. A Write operation can follow an Erase while holding + Vpp at + Vpp, and several or all the bytes can be programmed with + Vpp held at + Vpp. A write can also be controlled by CS if \overline{CE} is already low.

SUMMARY OF OPERATING MODES

State	CE	CS	ŌE	VDD	I/O Bus
Standby (unselected)	X	0	X	X	Floating
Standby (unselected)	1	1	1	X	Floating
Standby (selected)	1	1	0	+5	Floating
Read	0	1	1	+5	Floating
Read	0	1	0	+5	Data Output
Erase	1	1	0	+Vpp	Floating
Program	0	1	1	+Vpp	Data Input
Prohibited State	0	1	0	+Vpp	Data Input

NOTE 5. Recommended modes for VDD transition to and from + Vpp_VDD should not fall below input levels during transition

PIN DESCRIPTIONS

MA 0-MA 9: Address inputs which select one of 1024 bytes of memory for either Read or Program. The addresses need to be valid only during the falling edge of \overline{CE} .

BUS 0-BUS 7: Bidirectional three-state data lines that are Data outputs during Read operation and Data inputs during Program operation.

GND: Negative supply terminal and V = 0 reference.

Vpp: Positive supply terminal. It is raised to + Vpp for Erase and Program operations.

CS: Chip Select. A Logic Low disables all control inputs in all modes.

OE: Output Enable. A Logic High disables the Data Output Drivers in normal operation. If V_{DD} = + V_{PP}, a Logic Low causes a block erase. This input is active only when CS operates high.

CE: Chip Enable. This input causes the circuit to read the addresses at its falling edge for both Read and Program operations. For the Read operation, accessed data is latched and valid as long as \overline{CE} is held at Logic Low. If VDD = + VPP, a Logic Low causes a byte program operation. This input is active only when CS is high.

Information furnished by Hughes is believed to be accurate and reliable. However, no responsibility is assumed by Hughes for its use; nor for any infringements or patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Hughes.

HUGHES

HUGHES | SOLID STATE PRODUCTS

500 Superior Avenue Newport Beach, CA 92663 Telephone (714) <u>759-2942 TWX: 910-596-1374</u> In Europe: Hughes Solid State Products Hughes International Service Co. Schmaedel Str. 22, 8000 Munich, Germany Telephone 49-89-834, 7088 Telex: 5213856 HSPD

Printed in U.S.A. 2/84 Supersedes Previous Data



256 BIT CMOS EEPROM

DESCRIPTION

Hughes' 3300 is a CMOS Electrically Erasable Programmable ROM (EEPROM), organized as 32×8 . Read and Write operations are performed with a single 5V power supply using simple TTL level control signals.

Writing data into nonvolatile storage is performed in a similar manner to the write control of a static RAM. A short logic low pulse to the WE pin (Write Enable) initiates the byte write operation which is completed with on-chip timing (a separate erase operation is not required). Addresses and data are internally latched to free the system bus for other tasks during the write period.

A Read operation is performed by presenting the byte address and enabling the chip with $\overline{\text{CE}}$ (Chip Enable) low. The device uses a two-line control architecture, $\overline{\text{CE}}$ and $\overline{\text{OE}}$ (Output Enable), to eliminate bus contention in a system environment.


The 3300 is available in an 18 lead hermetic dual-in-line ceramic package (D suffix), plastic package (P suffix), cerdip (Y suffix) or leadless chip carrier (L suffix). Devices in chip form (H suffix) are available upon request.

FEATURES

- Byte wide organization (32 x 8)
- Single 5V power supply (Read and Write)
- Very low power dissipation (CMOS)
- Byte programmable (no erase required)
- On chip timing for byte write

- On chip Address & Data latches
- Simple and efficient 3-line control (CE, OE, WE)
- Fast access time: 450ns typical
- Fast Write time: 1 ms typical

BLOCK DIAGRAM



PIN CONFIGURATION



DESCRIPTION

Hughes' 3500 is a CMOS Nonvolatile RAM organized as 64 x 4. The device consists of a conventional static CMOS RAM paralleled by a background Nonvolatile EEPROM array. This combination is useful for applications where the fast data access time and unlimited reprogramming capabilities of RAMs and the nonvolatile data storage of EEPROMs is required; for example, reconfigurable systems or fault protection (without battery back up).

Four modes of operation are provided: Read, Write, Store and Recall. Both Read and Write options are performed as in standard RAMs. A read is initiated by taking Chip Select (CS) low or by a change of address while $\overline{\text{CS}}$ is low. A Write is initiated with $\overline{\text{CS}}$ low and pulsing the Write Enable (WE) low.

Nonvolatile operations: A Store pulse transfers all of the data in the RAM cells, in parallel, to the background nonvolatile array. The Recall pulse restores this data from the nonvolatile array to the RAM cells.

All operations are performed at 5V supply voltage with TTL level data, address and control inputs.

The 3500 is available in an 18 lead hermetic dual-in-line ceramic package (D suffix), plastic package (P suffix), or leadless chip carrier (L suffix).

FEATURES


- Nonvolatile Data Storage
- 64 x 4 Bit Organization
- Single 5V operation in all modes
- Fast access/Cycle time Access time — 300ns typical (from \overline{CS}) Cycle time — 500ns typical
- Standard pinout 18 pin package

- Nonvolatile store operation 10ms
- Recall operation 1 µs
- Wide temperature range
 - -55°C to + 125°C Ceramic Package
 - -40°C to +85°C Plastic Package
- Very Low Current


Operational — 2ma typical

Standby — 100 µa typical


FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION



ERASER SIMULATOR PROGRAMMER



Hughes H3000 Eraser, Simulator, Programmer

Hughes offers a complete low power unit to evaluate the capabilities of Hughes EEPROM family. The H3000 provides the necessary modes to erase, program, read, copy, simulate, modify, and compare Hughes H 3004, 3008, 3108, 3704, 3708, and the future Hughes Nonvolatile Memories, as well as members of the industry standard 2700* family.

HUGHES FEATURESAutomatic Self Test

To insure proper operation, the unit runs an automatic selfcheck as power is activated and then displays the results.

Easy to Operate


The H3000 unit leads the operator (without the aid of the manual) through each mode of operation by requesting information via prompter messages on the 16 character display and the eight function keys.

Software Controlled Selection

The H3000, a microprocessor controlled unit, requires no personality boards, hardware changes or switch settings for selection of PROM types or data transfer port characteristics. The last selected parameters remain in the memory until they are altered or the power is turned off.

Smart and Adaptive Programming

The H3000 has an $8K \times 8$ static RAM buffer. The state address for the buffer is software selectable in 4K ran Programming and editing are possible on any PROM tusing available memory. For example, a $16K \times 8$ PROM can be programmed or



what byte(s) need to be programmed and whether the programming can be done without erasure. Also, whi programming (on selected PROMs), the H3000 pulse word for 10ms at a time and tests the word after each proceed the unit adequately retains the information, it is programmed one more time. The unit rejects the PR more than five pulses are required to program. This sand adaptive programming sequence saves significant in programming any EPROM. The erase function car enabled to activate automatically in the case of EEPF when the programming is not possible without erasure compare operation is performed at the end of each programming cycle for verification.

^{*2700} series requires uv-erasure

erful Editor

idit mode allows very fast scrolling back and forth gh the entire work space. In addition to the Examine leplace commands, the editor supports many text g commands such as Move block, Find byte(s), Write

PROM Simulator

A 24/28-pin simulator
cable plugs into user's
PROM socket, allowing his
programs to run through the H3000
RAM buffer. Access time is 350 nsec or
less. The simulator speeds up the

ıl and Parallel I/O

rram PROMs.

lata transfer in both directions is allowed through an 32C and a parallel port. Start and end addresses ϵ block can be user specified.

opment cycle by avoiding the need to erase and

he serial transfer, baud rate, parity bits/character, etc. yboard selectable.

s Application

can employ the programmer to support their own ation programs and additional PROMs via a special land to the H1802 microprocessor in the unit's

The H3000 can provide a number of useful functions such as an aid in program development and check-out, a functional tester for incoming inspection, a remote programming unit, a field service tool, a production programmer, and many more.

The unique capabilities of the H3000 are established by using Hughes CMOS devices including the 1800 Microprocessor Family, the 8K EEPROM for program storage and an Intelligent LCD Controller/ Driver chip set (H 0550/0551). These latter units allow a very simple interface between the microprocessor and the display.

Product Demonstration and Evaluation

The H3000 also offers a number of programs to demonstrate capabilities of Hughes EEPROM devices, Intelligent LCD Controller/Driver (H 0550/0551) and 1800 Microprocessor Family.

Operators can use resident subroutines to create new programs and apply the capabilities of the H3000 for their needs. ASCII data can be entered or read in the H3000 without having a ASCII keyboard.

Interactive Diagnostics

A series of interactive programs help the user to diagnose a fault in the H3000 if it is suspected that the unit is not functioning properly.

Functions

- PROM selection
- Read data into buffer
- Send data from buffer
- Inspect, change, find data byte(s), move block, scroll
- Compare, verify
- Clear buffer to zeros or ones
- Erase EEPROM
- Program PROM partially or fully
- Simulate PROM
- Special modes to evaluate Hughes EEPROMs, LCD Drivers, and 1802 Microprocessor

PROM Types

 Hughes H 3004, 3008, 3108, 3704, 3708 and future nonvolatile memories; Intel 2704, 2708, 2758, 2716, 2732, 2732A, 2764, 27128 or equivalent; National 27C16, 27C32 or equivalent, Texas Instruments 2532 or equivalent

PROM Sockets Display RAM Buffer Keyboard Data Transfer (To/From H3000

- A 24 pin and a 28 pin (zero insertion force sockets)
- 16 character, dot matrix LCD
- 8 K × 8 static RAM
- 16 hexadecimal keys, 8 function keys
- Serial RS232C, parallel with ready resume handshake Start address and end address of the block can be specified Baud rate 110, 300, 600, 1200, 2400, 4800, 9600

Parity — odd, even, none Bits/character — 7, 8 Stop bits — 1, 2 Delay

Power Requirement Size (H × W × L) Weight

- 100/115/230 VAC, 50/60 Hz
- $\bullet~4.5''~\times~12''~\times~15''$
- 10 lbs.



HUGHES | SOLID STATE PRODUCTS

CMOS LCD DRIVERS

Direct Drive LCD Drivers Dot Matrix LCD Drivers Auto-Refresh Controllers/Drivers LCD

Four Digit LCD Driver

DESCRIPTION

Hughes' 0437 is a CMOS/LSI circuit that drives a 4-digit LCD display from multiplexed BCD information. The inputs are four positive true strobe (digit select) signals and four BCD data lines. Such signals are generated by several LSI counting circuits including the Hughes' 4010 and 6010. The input levels are compatible with T²L and NMOS as well as CMOS.


The outputs are four sets of seven segment drive lines with AC waveform and a backplane signal. Input data is loaded into latches upon the positive edge of the appropriate strobe signal. The hexidecimal codes of 0 through 9 give the usual seven segment characters, 15 causes a blank, and 10 through 14 form the letters A, C, d, E, and F. The LCD pin controls an internal oscillator that determines the LCD drive frequency. A capacitor must be attached at this point. The LCD Φ pin can be over driven by an external signal or the backplane signal of another 0437, allowing the use of a display of over four characters. The backplane signal is, thus, the same polarity as the impressed LCDΦ signal.

The 0437 is available in a 40 lead hermetic dual-in-line ceramic package (D suffix), plastic package (P suffix), cerdip (Y suffix) or leadless chip carrier (L suffix). Devices in chip form (H suffix) are available upon request.


FEATURES

- Drives a 4-digit LCD display
- CMOS construction for: Wide supply voltage range Low power operation High noise immunity Wide temperature range
- CMOS, NMOS, and T²L compatible inputs
- Cascadable for larger displays
- On chip oscillator

BLOCK DIAGRAM



PIN CONFIGURATION




V _{DD}	. — .3 to + 17V
Inputs	$. +V_{DD} -17 \text{ to } +V_{DD} +.3V$
LCDφ Input	. — .3 to + V _{DD} + .3V
Power Dissipation	. 250mW
Operating Temperature	
Ceramic Package	
Plastic Package	. — 40 to + 85°C
Storage Temperature	. — 65 to + 125°C


NOTE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is no implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS at T_A = +25°C and V_{DD} = \pm 5 unless otherwise noted.

PARAMETER	SYMBOL	CONDITION	MIN.	MAX.	UNITS
Supply Voltage	v _{DD}		3	10	V
Supply Current	I _{DD1} I _{DD2}	LCDΦOsc at <15 KHz LCDΦDriven		65 10	μA μA
Input High Level	V _{IH}		.5V _{DD}	V _{DD}	٧
Input Low Level	VIL		+V _{DD} 15	.2V _{DD}	٧
Input Current	۱L			5	uA
Input Capacitance	CI			5	pf
Segment Output Impedance	RON	IL = 10µA		50	ΚΩ
Backplane Output Impedance	RON			3	ΚΩ
Strobe Rate	f	25% Duty Cycle	DC	500	KHz
BCD Set-up Time	tDS	BCD Data change to Strobe rising edge	0		nsec
BCD Hold Time	^t DH	Strobe rising edge to BCD Change	300		nsec
DS Rise Time	tR			100	nsec
LCD Input High Level	VIN		.8V _{DD}		ν
LCDФ Input Low Level	VIL			.2V _{DD}	V
LCDФ Input Impedance	RIN	Typical	2		МΩ

TIMING DIAGRAMS





OPERATING NOTES

- 1. The latches load on the rising edge of Digit Strobe (DS) signals.
- 2. To cascade units, either connect the Backplane of one chip to LCDΦ of another chip (thus one capacitor provides frequency control for all chips) or connect LCDΦ of all chips to a common driving signal. If the former is chosen, don't tie all backplanes together (just use one of them) and drive LCDΦ with a Backplane output that doesn't go to the actual backplane. This reduces the DC component of driving signals.
- 3. The supply voltage of the 0437 is equal to half the peak driving voltage of the LCD. If the 0437 supply voltage is less than the swing of the input logic signals, the positive supply leads of the logic circuitry and the 0437 should be tied in common, but not the ground (or negative) supply leads. Be careful that the input level specifications are met.
- 4. The LCDΦ pin can be used in two modes, driven or oscillating. If the LCDΦ is driven, the backplane will repeat its frequency. If the LCDΦ pin is allowed to oscillate, its frequency is inversely proportional to capacitance and the LCD driving waveforms have a frequency 28 slower that the oscillator itself. The relationship is shown graphically.

OPERATING NOTES, cont.

- 5. Each DS signal loads latches that control 7 outputs, but the assignment of which character in the display corresponds to which DS is arbitrary. The circuit does not have a requirement that certain characters in the display must come from certain output pins.
- **6.** All LCD Output signals are square wave of amplitude equal to the supply voltage. Compared to the backplane signal, on segments are out of phase and off segments are in phase.

Information furnished by Hughes is believed to be accurate and reliable. However, no responsibility is assumed by Hughes for its use; nor for any infringements or patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Hughes.

HUGHES SOLID STATE PRODUCTS

500 Superior Avenue Newport Beach, CA 92663 Telephone: (714) 759-2942 TWX: 910-596-1374 In Europe: Hughes Solid State Products Hughes International Service Co. Schmaedel Str. 22, 8000 Munich, Germany Telephone: 49-89-834. 7088 Telex: 5213856 HSPD

Printed in U.S.A. 8/83 Supersedes Previous Data

Four Digit LCD Decoder/Drivers

DESCRIPTION

Hughes' 7211 devices are configured to drive conventional 4 digit, 7 segment LCD displays. They feature on-chip oscillator, divider chain, backplane driver, and 28 segment drivers. These devices simplify the task of implementing a cost effective alphanumeric 7 segment display for microprocessor systems since they latch data and perform character encoding.

Two input configurations are available. One provides four data bit inputs and four digit select inputs. This configuration (7211-1, 7211-2) is suitable for interfacing with multiplexed BCD or binary output devices such as counters. The microprocessor oriented interface (7211-3, 7211-4) devices provide data input latches and digit select code latches under control of chip select inputs.

Two different decoder configurations are available. One configuration (7211-1, 7211-3) will decode four bit binary input into a seven segment alphanumeric hexadecimal output. The other (7211-2, 7211-4) versions will provide the output code 0-9, dash, E, H, L, P, blank. Either device will correctly decode BCD to seven segment decimal outputs.

The 7211-1/7211-2/7211-3/7211-4 are available in a 40 lead hermetic dual-in-line ceramic package (D suffix), plastic package (P suffix), cerdip (Y suffix) or leadless chip carrier (L suffix). Devices in chip form (H suffix) are available upon request.

FEATURES


- CMOS Circuitry Wide supply voltage range Low power operation High noise immunity Wide temperature range
- Four digit non-multiplexed 7 segment LCD display outputs with backplane driver
- Complete onboard RC oscillator to generate backplane frequency
- Backplane input/output allows simple synchronization of slave-device segment outputs to a master backplane signal

- 7211-1, 7211-2 provide separate digit select inputs to accept multiplexed BCD
- 7211-3, 7211-4 provide data and digit select code input latches controlled by chip select inputs to provide direct microprocessor interface.
- 7211-1, 7211-3: decode binary to hexadecimal
- 7211-2, 7211-4: decode binary to code B (0-9, dash, E, H, L, P, blank)

7211-1, 7211-2 PIN CONFIGURATION

	00:11 IG0:	AIIOII	
V+ 🗀	1 •	40 🗀 D 1	
E1 🗀	2	39 🗀 C 1	
G1 🗀	3	38 🗀 B 1	
F1 =	4	37 🗀 A 1	
BP =	5	36 D Oscillate	or
A 2 🗀	6	35 🗀 GND	
B2 □	7	34 🖂 D 4)	
C2 =	8	33 🗔 D 3 (Digit
	9	32 = D 2	Select
D2 =	10	31 = D 1)	Inputs
E2 =			
G2 =	11		Data
F 2 🗀	12		Inputs
A3 ==	13	28 🖂 B 1)	
В3 ⊏	14	27 🗁 B 0	
C3 □	15	26 🗁 F 4	
D1 ==	16	25 🗀 G 4	
E3 🗀	17	24 🗀 E 4	
G3 □	18	23 🗀 D 4	
F.3 ==	19	22 🗀 C 4	
Δ4 ==	20	21 🗀 B 4	

7211-3, 7211-4 **PIN CONFIGURATION**



Power Dissipation¹ 0.5 W at 70°C Supply Voltage 6.5 Volts

Input Voltage² V⁺ + 0.3 Volts, Ground — 0.3 Volts

(Any Terminal)

Operating Temperature Range ... - 20°C to + 85°C Storage Temperature Range ... - 55°C to + 125°C

Lead Temperature 300°C

(Soldering 10 sec.)

NOTE 1: This limit refers to that of the package and will not be realized during normal operation.

NOTE 2: Due to the SCR structure inherent in the CMOS process, connecting any terminal to voltages greater than V⁺ or less than Ground may cause destructive device latchup. For this reason, it is recommended that no inputs from external sources not operating on the same power supply be applied to the device before its supply is established, and that in multiple supply systems, the supply to the 7211 devices be turned on first.


NOTE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS at TA = Full temperature range. All parameters measured with V + = 5V.


PARAMETER	SYMBOL	CONDITION	MIN.	TYP.	MAX.	UNITS
Operating Supply Voltage Range	VSUPP		3	5	6	٧
Operating Current	IOP	Test circuit, Display blank		10	50	μА
Oscillator Input Current	losci	Pin 36		<u>+</u> 2	± 10	"
Segment Rise/Fall Time	tRFS	C _L = 200 pF		0.5		μS
Backplane Rise/Fall Time	tRFB	C _L = 5000 pF		1.5		40
Oscillator Frequency	fosc	Pin 36 Floating		16		KHz
Backplane Frequency	fBP	Pin 36 Floating		125		Hz
Logical "1" input voltage	VIH		3			V
Logical "0" input voltage	VIL				1	
Input Leakage current	lilk	Pins 27-34		± .01	± 1	μA
Input capacitance	CIN	Pins 27-34		5		pF
BP/Brightness input leakage	 BPLK	Measured at Pin 5 with Pin 36 at GND		<u>+</u> .01	<u>±</u> 1	μA
BP/Brightness input capacitance	CBPI	All Devices		200		pF
AC CHARACTERISTICS - MULTIPL	EXED INPUT	CONFIGURATION				
Digit Select Active Pulse Width	tSA	Refer to Timing Diagrams	1			μs
Data Setup Time	tDS		500			ns
Data Hold Time	t _{DH}		200			113
Inter-Digit Select Time	tIDS		2			μS
AC CHARACTERISTICS - MICROPE	OCESSOR IN	TERFACE				
Chip Select Active Pulse Width	tCSA	Other chip select either held active, or both driven together	200			ns
Data Setup Time	tDS		100			
Data Hold Time	^t DH		10	0		
Inter-Chip Select Time	tics		2			μS

TIMING DIAGRAMS H 7211


(a) Multiplexed Input Timing



(b) Microprocessor Interface Input Timing



DIGITAL WAVEFORMS



FUNCTIONAL DESCRIPTION


The LCD devices in the 7211-1,7211-2,7211-3,7211-4 family provide outputs suitable for driving conventional four digit by seven segment LCD displays. They include 28 individual segment drivers, a backplane driver, and a self-contained oscillator and divider chain to generate backplane frequency.

The segment and backplane drivers consist of a CMOS inverter, with the n- and p-channel devices ratioed to provide identical on resistances, and thus equal rise and fall times. This eliminates any dc component which could arise from different rise and fall times, and ensures maximum display life.


The backplane output devices can be disabled by connecting the oscillator input (pin 36) to the negative supply. This allows the 28 segment outputs to be synchronized directly to a signal input at the BP terminal (pin 5). In this manner, several slave devices may be cascaded to the backplane output of one master device or the backplane may be derived from an external source. This allows the use of displays with more than 4 digits and a single backplane. The limitation on how many devices that can be slaved to one master device backplane driver is the additional load represented by the larger backplane of displays of more than four digits, and the effect of that load on the backplane rise and fall times. The backplane driver devices of one device should handle the backplane to a display of 16 one-half-inch characters without the rise and fall times exceeding 5 μ s. (i.e. 3 slave devices and the display backplane driven by a fourth master device). It is recommended that if more than four devices are to be slaved together, that the backplane signal be derived externally and all the 7211 devices be slaved to it. This external signal should be capable of driving very large capacitive loads with short (1-2 μ s) rise and fall times. The maximum frequency for a backplane signal should be about 125Hz although this may be too fast for optimum display response at lower display temperatures, depending on the display used.


FUNCTIONAL DIAGRAMS

7211-1, 7211-2




7211-3, 7211-4





(d) 80C48/8048/8748 Microcomputer Interface



The onboard oscillator is designed to free run at approximately 16KHz at microampere power levels. The oscillator frequency is divided by 128 to provide the backplane frequency, which will be approximately 125Hz with oscillator free-running. The oscillator frequency may be reduced by connecting an external capacitor to the oscillator terminal (pin 36). The oscillator may also be overdriven if desired, although care must be taken to ensure that the backplane driver is not disabled during the negative portion of the overdriving signal (which could cause a d.c. component to the display). This can be done by driving the oscillator input between the positive supply and a level out of the range where the backplane disable is sensed, about one fifth of the supply voltage above the negative supply. Another technique for overdriving the oscillator (with a signal swinging the full supply) is to skew the duty cycle of the overdriving signal such that the negative portion has a duration shorter than about 1 microsecond. The backplane disable sensing circuit will not respond to signals of this duration.

INPUT CONFIGURATION AND OUTPUT CODES

Part Number	Input Configuration	Output Code
7211-1P	Multiplexed 4-bit	Hexadecimal
7211-2P	Multiplexed 4-bit	Code B
7211-3P	Microprocessor Interface	Hexadecimal
7211-4P	Microprocessor Interface	Code B

OUTPUT CODES

SEGMENT ASSIGNMENT

	BIN	ARY			
B 3	B 2	B 1	B 0	HEXADECIMAL	CODE B
0	0	0	0	0	0
0	0	0	1	1	
0	0	1	0	2	S
0	0	1	1	3	3
0	1	0	0	4	4
0	1	0	1	5	5
0	1	1	0	8	8
0	1	1	1	7	7
1	0	0	0	8	8
1	0	0	1	3	3
1	0	1	0	A	-
1	0	1	1	ե	8
1	1	0	0	C	Н
1	1	0	1	8	Ł
1	1	1	0	٤	٩
1	1	1	1	٤	(BLANK)



SIGNAL DESCRIPTION: H 7211

A1, A2, A3, A4	 Outputs directly connected to the "a" segments of LCD
B1, B2, B3, B4	 Outputs directly connected to the "b" segments of LCD
C1, C2, C3, C4	 Outputs directly connected to the "c" segments of LCD
D1, D2, D3, D4	 Outputs directly connected to the "d" segments of LCD
E1, E2, E3, E4	 Outputs directly connected to the "e" segments of LCD
F1, F2, F3, F4	 Outputs directly connected to the "f" segments of LCD
G1, G2, G3, G4	 Outputs directly connected to the "g" segments of LCD

B0, B1, B2, B2 D1, D2, D3, D4

DS1, DS2

- Data input bits select appropriate output code B0 is the least significant bit
- D4 Digit selects bits (7211-1, 7211-2) D1 is the least significant bit
 - Two bit digit select code (7211-3, 7211-4) DS 1 is the least significant bit

DS 2	DS 1	
0	0	selects D 4
0	1	selects D 3
1	0	selects D 2
1	1	selects D 1

CS 1, CS 2

— Chip select signals (7211-3, 7211-4): when both CS1, CS2 are low, the data at the Data Inputs (B 0-B 4) and Digit Select Inputs (D 1-D 4) are written into the input latches. On the rising edge of either chip select, the data is decoded and written into the output latches.

osc


 Oscillator input can be floating or tied to external capacitor. When grounded, disables BP output devices, allowing segments to be synched to an external signal input at the BP terminal.

BP


See OSC pin above.

APPLICATIONS:

(a) Cascading and Synchronization:



(b) 4 1/2 Digit LCD DPM With Digit Blanking on Overrange



Information furnished by Hughes is believed to be accurate and reliable. However, no responsibility is assumed by Hughes for its use; nor for any infringements or patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Hughes.

HUGHES SOLID STATE PRODUCTS

500 Superior Avenue Newport Beach, CA 92663 Telephone (714) 759-2942 TWX: 910-596-1374 In Europe: Hughes Solid State Products Hughes International Service Co. Schmaedel Str. 22, 8000 Munich, Germany Telephone 49-89-834. 7088 Telex: 5213856 HSPD

Printed in U.S.A. 7/83 Supersedes Previous Data

HUGHES | SOLID STATE PRODUCTS

Serial Input LCD Driver

DESCRIPTION

The 0438A is a CMOS/LSI circuit which drives an LCD display, usually under microprocessor control. The part acts as a smart peripheral, driving up to 32 LCD segments. It needs only three control lines due to its serial input construction. It latches the data to be displayed and relieves the microprocessor from the task of generating the required waveforms.

The 0438A can drive any standard or custom parallel drive LCD display whether it be field effect or dynamic scattering, 7, 9, 14 or 16 segment characters, decimals, leading + or -, or special symbols. Several 0438A's can be cascaded. The AC frequency of the LCD waveforms can be supplied by the user or can be generated by attaching a capacitor to the LCD ϕ input, which controls the frequency of an internal oscillator.

The 0438A can also be used as a column driver in a multiplexed LCD display. In this application, timing and refresh must be supplied externally.

The 0438A is available in a 40 lead hermetic dual-in-line ceramic package (D suffix), plastic package (P suffix), cerdip (Y suffix) or leadless chip carrier (L suffix). Devices in chip form (H suffix) are available on request.

FEATURES

- Drives up to 32 LCD segments of arbitrary configuration
- CMOS construction for:
 Wide supply voltage range
 Low power operation
 High noise immunity
 Wide temperature range
- Drives up to 32 LCD segments of
 CMOS, NMOS, and T²L compatible inputs
 - Cascadable
 - On chip oscillator
 - Requires only 3 control lines

PIN CONFIGURATION


+ V _{DD}	1	40		CLOCK
LOAD 💳	2	39		SEG 1
SEG 32	3	38		SEG 2
SEG 31 🗔	4	37		SEG 3
SEG 30	5	36		GND
SEG 29 🗀	6	35	\vdash	DATA OUT
SEG 28 🗀	7	34		DATA IN
SEG 27 C	8	33		SEG 4
SEG 26 □	9	32		SEG 5
SEG 25 🗀	10	31		LCD Φ
SEG 24	11	30		BP
SEG 23	12	29	\vdash	SEG 6
SEG 22 🗀	13	28		SEG 7
SEG 21	14	27		SEG 8
SEG 20	15	26		SEG 9
SEG 19	16	25	\vdash	SEG 10
SEG 18	17	24		SEG 11
SEG 17	18	23		SEG 12
SEG 16	19	22	\vdash	SEG 13
SEG 15	20	21	Þ	SEG 14

NOTE: Operating the device above the "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


ELECTRICAL CHARACTERISTICS at T_A = +25°C and V_{DD} = 5V unless otherwise noted

PARAMETER		SYMBOL	CONDITION	MIN.	MAX.	UNITS
Supply Voltage		V _{DD}		3	10	V
Supply Current		I _{DD1}	LCD Φ Osc < 15 KHz		60	μА
Quiescent Current		IQ	$V_{DD} = 10V$		10	μА
Input High Level	1	VIH		.5V _{DD}	V _{DD}	V
Input Low Level	Clock,	VIL		V _{DD} – 15	.2V _{DD}	V
Input Current	Data, Load	IL			5	μА
Input Capacitance)	CI			5	pf
Segment Output Im	pedance	RON	I _L = 10μA		40	ΚΩ
Backplane Output Impedance		RON			3	ΚΩ
Data-Out Output Impedance		RON			3	ΚΩ
Clock Rate		f	50% Duty Cycle, V _{DD} = 10	DC	1.5	MHz
Data Set-up Time		tDS	Data change to Clk falling edge, V _{DD} = 10	150		nsec
Data Hold Time		^t DH	VDD = 10	50		nsec
Load Pulse Width		tpw	V _{DD} = 10	175		nsec
Data Out Prop. Delay		tPD	C _L = 55pf, V _{DD} = 10		500	nsec
LCDФ Input High Level		VIN		.9V _{DD}		V
LCDФ Input Low Level		VIL			.1V _{DD}	V
LCD	nt Level	IL	Driven		10	μА

BLOCK DIAGRAM H 0438A



TIMING DIAGRAM



OPERATING NOTES

- 1. The shift register loads, shifts, and outputs on the falling edge of Clock.
- 2. A logic 1 on Data In causes a segment to be visible.
- **3.** A logic 1 on Load causes a parallel load of the data in the shift register into latches that control the segment drivers.
- **4.** If LCD ϕ is driven, it is in phase with the Backplane Output.
- 5. To cascade units, either connect Backplane of one circuit to LCD Φ of all other circuits (thus one capacitor provides frequency control for all circuits) or connect LCD Φ of all circuits to a common driving signal. If the former is chosen, tie just one Backplane to the LCD and use a different Backplane output to drive the LCD Φ inputs. Either the data can be loaded to all circuits in parallel or Data Out can be connected to Data In to form a long serial shift register.
- **6.** The supply voltage of the 0438A is equal to half the peak driving voltage of the LCD. If the 0438A supply voltage is less than the swing of the controlling logic signals, the positive supply leads of the logic circuitry and the 0438A should be tied in common, not the ground (or negative) supply leads. Be careful that input level specifications are met.
- 7. The LCD Φ pin can be used in two modes, driven or oscillating. If LCD Φ is driven, the circuit will sense this condition and pass the LCD Φ input to the Backplane output. If the LCD Φ pin is allowed to oscillate, its frequency is inversely proportional to capacitance and the LCD driving waveforms have a frequency 2^8 slower than the oscillator itself. This relationship is shown in Figure 1. The frequency is nearly independent of supply voltage. If LCD Φ is oscillating, it is important to keep coupling capacitance to backplane and segments as low as possible. Similarly, it is recommended that the load capacitance on LCD Φ be as large as is practical.
- **8.** There are two obvious signal races to be avoided in this circuit, (1) changing Data In when Clock is falling, and (2) changing load when Clock is falling.
- **9.** The number of a segment corresponds to how many clock pulses have occurred since its data was present at the input. For example, the data on Seg 19 was input 19 clock pulses earlier.
- 10. It is acceptable to tie the load line high. In this case the latches are transparent. Also, remote control would only require two signal lines, Clock and Data In.




FIGURE 1

Information furnished by Hughes is believed to be accurate and reliable. However, no responsibility is assumed by Hughes for its use; nor for any infringements or patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Hughes.

HUGHES SOLID STATE PRODUCTS

500 Superior Avenue Newport Beach, CA 92663 Telephone (714) 759-2942 TWX: 910-596-1374 In Europe: Hughes Solid State Products Hughes International Service Co. Schmaedel Str. 22, 8000 Munich, Germany Telephone: 49-89-834. 7088 Telex: 5213856 HSPD

Printed in U.S.A. Rev. N/C; 5/83 Supersedes Previous Data

Parallel Input Dot Matrix LCD Driver

DESCRIPTION

Hughes' 0488 is a CMOS/LSI circuit that drives a rectangular matrix LCD displays under microcomputer control. The display itself may be a standard x-y array or a custom array that geometrically is not regular at all. Applications include games, bar graphs, and various custom patterns. The 0488 is organized as 16 rows and 16 columns. It will drive an LCD display of up to 16 x 16 directly and can be cascaded for larger displays.

Data is input 4 bit parallel to minimize the time required to load in data. This circuit drives (using a multiplexed scheme) the display with proper voltage level waveforms, but does not handle refresh, character encoding, or AC generation. This results in lower parts cost and greater design flexibility, but puts more burden on the microcomputer.

The 0488 is available in a 40 lead hermetic dual-in-line ceramic package (D suffix), plastic package (P suffix), cerdip (Y suffix) or leadless chip carrier (L suffix). Devices in chip form (H suffix) are available upon request.

FEATURES

- Direct drive of matrix LCDs
- Cascadable for large displays
- On chip precision voltage divider
- CMOS construction for:
 - Wide supply voltage range Low power operation High noise immunity Wide temperature range

- CMOS, NMOS, and PMOS compatible inputs
- Architecture allows arbitrary display patterns
- 4 bit parallel input

PIN CONFIGURATION

			•
Row 4	1•	40	→ + V _{DD}
Row 5 💳	2	39	Row 1
Row 6 💳	3	38	Row 2
Data Clk	4	37	☐ Row 3
Latch Pulse	5	36	Col 1
Data 0 💳	6	35	Col 2
Data 1 💳	7	34	Col 3
Data 2 🖂	8	33	Col 4
Data 3 💳	9	32	Col 5
Row 16 💳	10	31	Col 6
Row 15 💳	11	30	Col 7
Row 14 💳	12	29	Col 8
Row 13 💳	13	28	Col 9
Row 12 💳	14	27	Col 10
Row 11	15	26	Col 11
Row 10	16	25	Col 12
Row 9	17	24	Col 13
Row 8 💳	18	23	Col 14
Row 7	19	22	Col 15
GND 💳	20	21	Col 16
			1

Inputs + V_{DD} - 17 to + V_{DD} + .3 Volts

Power Dissipation 250 mW

Operating Temperature


Ceramic Package – 55 to + 125°C
Plastic Package – 40 to + 85°C
Storage Temperature – 65 to + 125°C


NOTE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS at T_A = + 25°C and V_{DD} = 5V unless otherwise noted.


PARAMETER	SYMBOL	CONDITION	MIN.	MAX.	UNITS
Supply Voltage Supply Current	V _{DD}		3	8 1.5	V mA
Input High Level Input Low Level Input Leakage Input Capacitance	VIH VIL IL CI		V _{DD} —.5 —12	V _{DD} V _{DD} —2 5 5	V V μA pf
Output High Selected Output Low Selected	VOH VOL		V _{DD} —.05	V _{DD} .05	V
Output High Unselected Output Low Unselected	V _{2/3} V _{1/3}		2/3 V _{DD} —.05 1/3 V _{DD} —.05	2/3 V _{DD} + .05 1/3 V _{DD} + .05	V V
Row and Column Output Impedence	RON	I _L = 10µA		15	ΚΩ
Data in Setup Time Data in Hold Time Latch Pulse Width	tDS tDH tPW	Data Change to clock fall Clock Fall to data change		500 250 500	nsec nsec nsec

TYPICAL WAVEFORMS





TYPICAL SYSTEM BLOCK DIAGRAM USING 0488



OPERATING NOTES

- 1. The addressed latches load when Data Clk is low.
- 2. A logic 1 on Data In selects a row or causes a segment to be visible.
- 3. A parallel transfer of data from the addressed latches to the holding latches occurs whenever Latch Pulse is high and Data Clk is high.
- 4. Output drive polarity is inverted upon the falling edge of Latch Pulse if Data Clk is low.
- 5. Latch Pulse, when high, resets the ÷ 8 latch address counter.
- **6.** When they are selected Row and Column waveforms are full swing and out of phase with each other. Unselected rows swing from 1/3 to 2/3 of supply out of phase with a selected row waveform. Unselected columns operate analogously.
- 7. The intended mode of operation is as follows: (see timing diagram)
 - A. The Polarity signal (internal to circuit) has a frequency slightly above the flicker rate. 30Hz to 50Hz is adequate.
 - B. The Polarity signal should be a square wave of precisely 50% duty cycle to keep DC off the display.
 - C. The latch pulse is exactly periodic with a frequency of Polarity frequency x 2 x number of backplanes utilized, plus 2 extra pulses per Polarity period. These extra pulses are associated with a change of Polarity. The state of Data Clk must change from high to low between these first and second closely spaced pulses.
 - D. Each time increment contains 8 rising edges of Data Clk.
- 8. To synchronize two circuits driving a large display, set Latch Pulse and Data 0 high with Data Clk low, drop Data 0, then begin normal timing. This initializes the Polarity FF.
- 9. If supply voltage is altered to optimize LCD contrast or for temperature compensation, it is best to tie all positive supply terminals in common and vary the negative supply. This prevents inadvertently forward biasing diodes.
- 10. Input order of 0488:

Clk Pulse	1	2	3	4	5	6	7	8
Data 0	R 1	R 5	R 9	R 13	C 1	C 5	C 9	C 13
Data 1	R 2	R 6	R 10	R 14	C 2	C 6	C 10	C 14
Data 2	R 3	R 7	R 11	R 15	C 3	C 7	C 11	C 15
Data 3	R 4	R 8	R 12	R 16	C 4	C 8	C 12	C 16

11. The RMS drive voltages supplied by this IC to an N backplane LCD are as follows:

$$V_{OFF} = V_{DD}/3$$
 $V_{ON} = \frac{V_{DD}}{3} \sqrt{\frac{N+8}{N}}$

Information furnished by Hughes is believed to be accurate and reliable. However, no responsibility is assumed by Hughes for its use; nor for any infringements or patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Hughes.

HUGHES SOLID STATE PRODUCTS

500 Superior Avenue Newport Beach, CA 92663 Telephone (714) 759-2942 TWX: 910-596-1374

THES AIRCHAFT COMPANY

In Europe: Hughes Solid State Products Hughes International Service Co. Schmaedel Str. 22, 8000 Munich, Germany Telephone 49-89-834. 7088 Telex: 5213856 HSPD

Printed in U.S.A. 6/83 Supersedes Previous Data

HUGHES SOLID STATE PRODUCTS

Serial Input Dot Matrix LCD Driver

DESCRIPTION

Hughes' 0538A and 0539A are a set of CMOS/LSI circuits that drive a dot matrix LCD display under microcomputer control. The intended display is a 5 x 7 or 5 x 8 alphanumeric dot matrix with nearly any number of characters. Other matrix displays, such as games and custom arrays, could also be driven by this set of circuits.

The 0538A is organized as 8 rows x 26 columns, and thus can handle up to five characters by itself. The 0539A is organized as 0 rows x 34 columns and is used in addition to the 0538A when more than 26 columns are required. Data is serially input to maximize the number of output pins and minimize the number of control pins. This circuit set drives (using a multiplexed scheme) the display with proper voltage level AC waveforms, but does not handle refresh or character encoding. This results in lower parts cost and greater design flexibility, but puts more burden on the microcomputer.

The 0538A and 0539A are available in a 40 lead hermetic dual-in-line ceramic package (D suffix), plastic package (P suffix), cerdip (Y suffix) or leadless chip carrier (L suffix). Devices in chip form (H suffix) are available upon request.

FEATURES

- Direct drive of matrix LCDs
- Cascadable for larger displays
- On chip oscillator
- CMOS construction for:

Wide supply voltage range Low power operation High noise immunity Wide temperature range

- CMOS, NMOS, and T²L compatible inputs
- Requires only 3 control lines
- Flexible organization allows arbitrary display patterns
- Interrupt output to request data from microcomputer

0538A PIN CONFIGURATION

	ii oom laam	
+V 🗀	1 •	40 🗀 R 1
DATA IN 💳	2	39 🗀 R 2
CLK □	3	38 🗀 R 3
LCDФ □	4	37 🗀 R 4
GND □	5	36 🗀 R 5
INTERRUPT	6	35 🗀 R 6
C 26 🗀	7	34 🗀 R 7
C 25 🗀	8	33 🗀 R 8
C 24 \square	9	32 C 1
C 23 🗀	10	31 🗀 C 2
C 22 🗀	11	30 🗀 C 3
C 21 💳	12	29 C 4
C 20 🗀	13	28 🗀 C 5
C 19 🗀	14	27 🗀 C 6
C 18 🖂	15	26 🗀 C 7
C 17 🗀	16	25 C 8
C 16 🗀	17	24 🗀 C 9
C 15	18	23 C 10
C 14 🗀	19	22 C 11
C 13	20	21 C 12

0539A PIN CONFIGURATION

+V 🗀	1 •	40 C 1
DATA IN	2	39 🗀 C 2
CLK □	3	38 🗀 C 3
LCDΦ □	4	37 🗀 C 4
GND □	5	36 🗀 C 5
INTERRUPT	6	35 🗀 C 6
C 34 🗀	7	34 🗀 C 7
C 33	8	33 🗀 C 8
C 32 🗀	9	32 🗀 C 9
C 31 🗀	10	31 🗀 C 10
C 30 🗀	11	30 🗀 C 11
C 29 💳	12	29 C 12
C 28 🗀	13	28 🗀 C 13
C 27 🗀	14	27 C 14
C 26 🗀	15	26 🗀 C 15
C 25 🗀	16	25 🗀 C 16
C 24 🗀	17	24 🗀 C 17
C 23 🗀	18	23 C 18
C 22	19	22 C 19
C 21 🗀	20	21 C 20

 VDD
 — .3 to + 15 volts

 Inputs
 + VDD
 - 17 to + VDD + .3 volts

 Power Dissipation
 250 mW

 Operating Temperature
 — 55 to + 125°C

 Plastic Package
 — 40 to + 85°C


 Storage Temperature
 — 65 to + 125°C

Note: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


ELECTRICAL CHARACTERISTICS at $T_A = +25^{\circ}$ and $V_{DD} = 5V$ unless otherwise noted.

PARAMETER	SYMBOL	CONDITION	MIN.	MAX.	UNITS
Supply Voltage Supply Current	IDD NDD		3	10 750	V µA
Input High Level Input Low Level Input Leakage Input Capacitance	VIH VIL IL CI		.8 V _{DD} V _{DD} —15	V _{DD} .5V _{DD} 5 5	V V µA pf
Row and Column Output Impedance Interrupt Output Impedence	R _{ON} R _{ON}	I _L = 10 μA I _L = 100 μA		40 3	KΩ KΩ
Clock Rate Data in Setup Time Data in Hold Time LCDФ to Interrupt Output Delay	f tDS tDH tD	Data change to clock fall Clock fall to data change	DC 300 100 600	1.5	MHz nsec. nsec. nsec.
LCDФ High Level LCDФ Low Level LCDФ Input Impedance	VIH VIL RIN		.9V _{DD} 0 1	V _{DD} .1V _{DD} 3	V V МΩ
DC Offset Voltage, Any Display Element	VOFF			15	mV
Row Output High Row Output Low Row Output Unselected	VOH VOL VOM	Typical Typical Typical	V _{DD} 0 .5V _{DD}		V V V
Column Output High Column Output Low	VOH VOL	Typical Typical		.68V _{DD}	


TYPICAL WAVEFORMS




BLOCK DIAGRAM H 0538A/0539A



TYPICAL SYSTEM BLOCK DIAGRAM



TIMING DIAGRAM



OPERATING NOTES

- 1. The Shift register loads and shifts on the falling edge of clock.
- 2. A logic 1 on Data In causes a segment to be visible.
- 3. A parallel transfer of data from the shift register to the latches occurs upon the rising edge of Interrupt Output.
- 4. Row waveforms are out of phase with Interrupt Output if selected and at midpoint voltage otherwise. Levels are VDD, 0, and
- 5. Column waveforms are in phase with Interrupt Output if selected and out of phase if not selected. Levels are .32 VDD and .68 Vpp.
- 6. The intended mode of operation is as follows:
 - a. Interrupt Output frequency is the minimum no flicker frequency (> 30Hz) times the number of backplanes utilized.
 - b. Interrupt Output is exactly 50% duty cycle (to keep DC off the display) and is synchronized with loading the data from shift register to latches.
 - c. In between each Interrupt Output rising edge, serial data is loaded for the next row to await the next Interrupt Output rising edge, which causes parallel transfer from shift register to display latches.
 - d. The Interrupt Output goes to the microcomputer and is treated as a refresh request, or else the microcomputer drives the LCD P input with 50% duty
 - e. Backplanes are addressed sequentially and individually.
- 7. The LCDΦ pin can be used in two modes. If LCDΦ is driven, the Interrupt Output will follow it. LCDΦ will also oscillate if a resistor and capacitor are connected in parallel to ground.

- The resistor value should be at least $1M\Omega$. The approximate relationship is $f_{out} = \frac{1}{RC}$, which appears at Interrupt Output.
- 8. To cascade and synchronize several circuits, either connect Interrupt Output of one circuit to LCDΦ of all other circuits (thus one oscillator provides frequency control for all circuits) or connect LCDФ of all circuits to a common driving signal. Then connect all clock lines together to the clock signal and connect each Data In to a different line of the data bus, allowing a parallel loading of all circuits' serial data. It is also possible to tie all data lines together and drive each clock individually like a chip select.
- 9. There are two obvious signal races to be avoided.
 - a. Changing data when clock is falling, and
 - **b.** Allowing Interrupt Output rising edge to be very close to clock falling edge.
- 10. If supply voltage is altered to optimize LCD contrast or for temperature compensation, it is best to tie all positive supply terminals in common and vary the negative supply. This prevents inadvertently forward biasing diodes.
- 11. Output locations correspond to a clockwise advancing shift register, thus R 1 is the last data loaded and C 30 is the first data loaded.
- 12. The RMS voltages this circuit delivers to individual LCD pixels depends on VDD and the number of backplanes (N) used according to the following equations:

$$V_{OFF} = V_{DD}$$
 $\sqrt{\frac{.0324 \text{ N} + .07}{\text{N}}}$ $V_{ON} = V_{DD}$ $\sqrt{\frac{.0324 \text{ N} + .43}{\text{N}}}$

Information furnished by Hughes is believed to be accurate and reliable. However, no responsibility is assumed by Hughes for its use; nor for any infringements or patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Hughes.

HUGHES SOLID STATE PRODUCTS

500 Superior Avenue Newport Beach, CA 92663 Telephone (714) 759-2942 TWX: 910-596-1374 In Europe: Hughes Solid State Products Hughes International Service Co. Schmaedel Str. 22, 8000 Munich, Germany Telephone 49-89-834. 7088 Telex: 5213856 HSPD

å

Printed in U.S.A. 6/83 Supersedes Previous Data

Serial Input **Dot Matrix LCD Driver**

DESCRIPTION

Hughes' 0540 is a CMOS/LSI circuit that drives rectangular matrix LCD displays under microcomputer control. The display itself may be a standard x-y array or a custom array that geometrically is not regular at all. Applications include games, bar graphs, and various custom patterns.

The 0540 can be externally programmed as either 32 rows or 32 columns, under control of the Row/Col pin. Thus, two 0540s with opposite selections can drive a 32 x 32 display. Data is serially input to maximize the number of output pins and minimize the number of control pins. This circuit set could be referred to as a dumb driver because it drives (using a multiplexed scheme) the display with proper voltage level AC waveforms, but does not handle refresh or character encoding. This results in lower parts cost and greater design flexibility, but puts more burden on the microcomputer.

The 0540 is available in a 40 lead hermetic dual-in-line ceramic package (D suffix), plastic package (P suffix), cerdip (Y suffix) or leadless chip carrier (L suffix). Devices in chip form (H suffix) are available upon request.

FEATURES

- Direct drive of matrix LCDs
- Cascadable for larger displays
- On chip oscillator
- CMOS construction for:
 - Wide supply voltage range Low power operation High noise immunity Wide temperature range

- CMOS, NMOS, and T²L compatible inputs
- Requires only 3 control lines
- Flexible organization allows arbitrary display patterns
- Interrupt Output to request data from microcomputer

PIN CONFIGURATION

+ V 🗀	1 •	40	SEG 1
DATA IN 💳	2	39	SEG 2
CLK 🖂	3	38	SEG 3
LCDΦ □	4	37	SEG 4
GND □	5	36	SEG 5
INT 🗀	6	35	SEG 6
ROW/COL =	7	34	SEG 7
CLKEN 🖂	8	33	SEG 8
SEG 32 □	9	32	SEG 9
SEG 31 🖂	10	31	SEG 10
SEG 30 🖂	11	30	SEG 11
SEG 29 🗀	12	29	□ SEG 12
SEG 28 🗀	13	28	□ SEG 13
SEG 27 🗀	14	27	SEG 14
SEG 26 🖂	15	26	□ SEG 15
SEG 25 🖂	16	25	□ SEG 16
SEG 24 🖂	17	24	SEG 17
SEG 23	18	23	SEG 18
SEG 22 🗀	19	22	SEG 19
SEG 21 □	20	21	SEG 20


V _{DD}	
	+V _{DD} 17 to +V _{DD} + .3 volts
Power Dissipation	
Operating Temperature	
Ceramic Package	—55 to +125°C
Plastic Package	—40 to +85°C
Storage Temperature	—65 to +125°C

NOTE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


ELECTRICAL CHARACTERISTICS at T_A = +25° C and V_{DD} = 5V unless otherwise noted.

PARAMETER	SYMBOL	CONDITION	MIN.	MAX.	UNITS
Supply Voltage	VDD		3	12	V
Supply Current	IDD			750	μA
Input High Level	V _{IH}		.75V _{DD}	V _{DD}	V
Input Low Level	VIL		V _{DD} −15	.25V _{DD}	V
Input Leakage	ال			5	μA
Input Capacitance	CI			5	pf
Row Output High	VOH		V _{DD} —.05	V _{DD}	V
Row Output Low	VOL		0	.05	V
Row Output Unselected	Vом		.5V _{DD} 05	.5V _{DD} +.05	V
Column Output High	Vон		.68V _{DD} —.05	.68V _{DD} +.05	V
Column Output Low	VOL		.32V _{DD} —.05	.32V _{DD} +.05	V
Row and Column Output Impedance	RON	L = 10µA		40	ΚΩ
Interrupt Output Impedance	RON	¹ L = 100 μA		3	ΚΩ
Clock Rate	f		DC	1.5	MHz
Data in Setup Time	tDS	Data change to clock fall	300		nsec.
Data in Hold Time	t _{DH}	Clock fall to data change	100		nsec.
LCDΦ High Level	VIH		.9V _{DD}	V _{DD}	V
LCDΦ Low Level	VIL		0	.1VDD	V
LCDФ Input Impedance	R _{IN}		11	3	МΩ


TYPICAL WAVEFORMS



BLOCK DIAGRAM H 0540



TYPICAL SYSTEM BLOCK DIAGRAM



OPERATING NOTES

- 1. The Shift register loads and shifts on the falling edge of the clock.
- 2. A logic 1 on Data In causes a segment to be visible.
- 3. A parallel transfer of data from the shift register to the latches occurs upon the rising edge of Interrupt Output.
- 4. Row waveforms are out of phase with the Interrupt Output if selected and at midpoint voltage otherwise. Levels are V_{DD}, 0, and V_{DD}/2. Selection of the 0540 as a row driver is accomplished by V_{CC} on pin 7.
- 5. Column waveforms are in phase with the Interrupt Output selected and out of phase if not selected. Levels are .32 V_{DD} and .68 V_{DD}. Selection of the 0540 as a column driver is accomplished by V_{SS} on pin 7.
- 6. The intended mode of operation is as follows:
 - a. Interrput Output frequency is the minimum no flicker frequency (> 30Hz) times the number of backplanes utilized.
 - b. Interrupt Output is exactly 50% duty cycle (to keep DC off the display) and is synchronized with loading the data from the shift register to latches.
 - c. In between each Interrupt Output rising edge, serial data is loaded for the next row to await the next Interrupt Output rising edge, which causes parallel transfer from shift register to display latches.
 - d. The Interrupt Output goes to the microcomputer and is treated as a refresh request, or else the microcomputer drives the LCDΦ input with 50% duty cycle.
 - e. Backplanes are addressed sequentially and individually.
- The LCDΦ pin can be used in two modes. If LCDΦ is driven, the Interrput Output will follow it. LCDΦ will also oscillate if a resistor and capacitor are connected in parallel to ground.

- The resistor value should be at least 1 M Ω . The approximate relationship is $f_{Out} \approx \frac{1}{RC}$, which appears at Interrput Output.
- 8. To cascade and synchronize several circuits, either connect Interrupt Output of one circuit to LCDΦ of all other circuits (thus one oscillator provides the frequency control for all circuits) or connect LCDΦ of all circuits to a common driving signal. Then connect all clock lines together to the clock signal and connect each Data In to a different line of the data bus, allowing a parallel loading of all the circuits' serial data. It is also possible to tie all data lines together and drive each clock individually like a chip select. Another alternative is to use the clock enable to allow reading data into specific circuits.
- There are two obvious signal races to be avoided:
 - a. Changing data when the Clock is falling, and
 - **b.** Allowing Interrupt Output rising edge to be very close to clock falling edge.
- 10. If supply voltage is altered to optimize LCD contrast or for temperature compensation, it is best to tie all positive supply terminals in common and vary the negative supply. This prevents inadvertently forward biasing diodes.
- Output locations correspond to a clockwise advancing shift register, thus Seg 1 is the last data loaded and Seg 32 is the first data loaded.
- 12. If the N backplanes are utilized, this IC drives the LCD with the following RMS voltages:

Information furnished by Hughes is believed to be accurate and reliable. However, no responsibility is assumed by Hughes for its use; nor for any infringements or patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Hughes.

HUGHES SOLID STATE PRODUCTS

500 Superior Avenue Newport Beach, CA 92663 Telephone: (714) 759-2942 TWX: 910-596-1374 In Europe: Hughes Solid State Products Hughes International Service Co. Schmaedel Str. 22, 8000 Munich, Germany Telephone: 49-89-834, 7088 Telex: 5213856 HSPD

Printed in U.S.A. 6/83 Supersedes Previous Data

HUGHES SOLID STATE PRODUCTS

Parallel Input
Dot Matrix LCD Driver

DESCRIPTION

Hughes' 0541 and 0542 are a set of CMOS/LSI circuits which drive a dot matrix LCD display under microcomputer control. The intended display is a 5 x 7 or 5 x 8 alphanumeric dot matrix with nearly any number of characters. Other matrix displays, such as games and custom arrays, could also be driven by this set of circuits.

The 0541 is organized as 8 rows x 23 columns, and thus can handle up to four characters by itself. The 0542 is organized as 0 rows x 32 columns and is used in addition to the 0541 when more than 23 columns are required. Data is input 4 bit parallel to minimize the time required to load in data. This circuit drives (using a multiplexed scheme) the display with proper voltage level AC waveforms, but does not handle refresh or character encoding. This results in lower parts cost and greater design flexibility, but puts more burden on the microcomputer.

The 0541 and 0542 are available in a 40 lead hermetic dual-in-line ceramic package (D suffix), plastic package (P suffix), cerdip (Y suffix) or leadless chip carrier (L suffix). Devices in chip form (H suffix) are available upon request.

FEATURES

- Direct drive of matrix LCDs
- Cascadable for larger displays
- On chip oscillator
- CMOS construction for:

Wide supply voltage range Low power operation High noise immunity Wide temperature range

- CMOS, NMOS, and PMOS compatible inputs
- Flexible organization allows arbitrary display patterns
- Interrupt Output to request data from microcomputer

0541
PIN CONFIGURATION

+V ==	1.	$\overline{}$	40	<u>├</u> _ R 7
LCDΦ □	2		39	□ R 6
GND =	3		38	□ R 5
INTERRUPT] 4		37	□ 11 3 □ R 4
	5		36	= R 3
CLK =	1			
D0 ==	16		35	— R 2
D1 🗀	7		34	□ R 1
D 2 🗀	8		33	□ R 0
D3 🗀	9		32	
C 22	10		31	□ C 1
C 21	11		30	□ C 2
C 20 ==	12		29	□ С 3
C 19 🗀	13		28	□ C 4
C 18	14		27	□ C 5
C 17	15		26	□ C 6
C 16	16		25	□ C 7
C 15	17		24	□ C 8
C 14 🗀	18		23	□ C 9
C 13	19		22	□ C 10
C 12 🗀	20		21	□ C 11

0542 PIN CONFIGURATION

+V 🖂 1 •	40 C 0
LCDΦ □ 2	39 🗀 C 1
GND = 3	38 🗀 C 2
CLK 🖂 4	37 🗀 C 3
D 0 🖂 5	36 🗀 C 4
D 1 🖂 6	35 🗆 C 5
D 2 🖂 7	34 🗀 C 6
D3 🗔 8	33 T C 7
$C31 \longrightarrow 9$	32 G 8
	31 🗀 C 9
C 29 🖂 11	30 C 10
C 28 💳 12	29 🗀 C 11
C 27 🗀 13	28 C 12
C 26 🖂 14	27 🗀 C 13
C 25 💳 15	26 C 14
C 24 💳 16	25 C 15
C 23 🖂 17	24 🗀 C 16
C 22 🖂 18	23 C 17
C 21 19	22 C 18
C 20 = 20	21 G C 19

Inputs + V_{DD} – 17 to + V_{DD} + .3 volts

Power Dissipation 250 mW

Operating Temperature


Ceramic Package — 55 to + 125°C
Plastic Package — 40 to + 85°C
Storage Temperature — 65 to + 125°C

NOTE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


ELECTRICAL CHARACTERISTICS at $T_A = +25$ °C and $V_{DD} = 5V$ unless otherwise noted.

PARAMETER	SYMBOL	CONDITION	MIN.	MAX.	UNITS
Supply Voltage Supply Current	V _{DD}		3	12 600	V µA
Input High Level Input Low Level Input Leakage Input Capacitance	VIH VIL IL CI		.75V _{DD} V _{DD} —15	V _{DD} .25V _{DD} 5	V V µA pf
Row Output High Row Output Low Row Output Unselected	V _{OH} V _{OL} V _{OM}		V _{DD} 05 0 .5V _{DD} 05	V _{DD} .05 .5V _{DD} +.05	V V V
Column Output High Column Output Low	VOH VOL		.68V _{DD} —.05 .32V _{DD} —.05	.68V _{DD} +.05 .32V _{DD} +.05	V V
Row and Column Output Impedance Interrupt Output Impedence	R _{ON} R _{ON}	I _L = 10μA I _L = 100μA		30 1	Κ Ω
Clock Rate Data in Setup Time Data in Hold Time LCD to Interrupt Output Delay	f tDS tDH tD	Data change to clock fall Clock fall to data change	DC 300 150 300	1.0	MHz nsec nsec nsec
LCDФ High Level LCDФ Low Level LCDФ Input Impendence	VIH VIL RIN		.9V _{DD} 0 1	V _{DD} .1V _{DD} 3	V V MΩ


TYPICAL WAVEFORMS




TIMING DIAGRAM H 0541/0542



BLOCK DIAGRAM



TYPICAL SYSTEM BLOCK DIAGRAM



OPERATING NOTES

- The addressed latches load when clock is high.
- 2. A logic 1 on Data In selects a row or causes a segment to be visible.
- A parallel transfer of data from the addressed latches register to the holding latches occurs upon the rising edge of Interrupt Output. Also, the ÷8 counter is reset.
- Row waveforms are out of phase with Interrupt Output if selected and at midpoint voltage otherwise. Levels are V_{DD}, 0, and V_{DD}/2.
- Column waveforms are in phase with Interrupt Output if selected and are out of phase if not selected. Levels are .32 VDD and .68 VDD.
- **6.** The intended mode of operation is as follows:
 - Interrupt Output frequency is the minimum no flicker frequency (~30Hz) times the number of backplanes utilized.
 - b. Interrupt Output is exactly 50% duty cycle (to keep DC off the display) and is synchronized with loading the data from addressed latches to holding latches.
 - c. In between each Interrupt Output rising edge, 4 bit parallel data is clocked in with 8 clock pulses for the next time slot to await the next Interrupt Output rising edge, which causes the parallel transfer.
 - d. The Interrupt Output goes to the microcomputer and is treated as a refresh request, or else the microcomputer drives the LCDΦ input.
 - **e.** Backplanes are addressed sequentially and individually.
- The LCDΦ pin can be used in two modes, driven or oscillating. If LCDΦ is driven, the Interrupt Output will follow it. If the LCDΦ

- pin is allowed to oscillate, its frequency is inversely proportional to capacitance and the Interrupt Output waveform has a frequency half that of the oscillator itself. The approximate relationship is fout (KHz) = 380/ c (pf). The frequency is nearly independent of supply voltage.
- 8. To cascade units, either connect Interrupt Output of one circuit to LCDΦ of all other circuits (thus one capacitor provides frequency control for all circuits) or connect LCDΦ of all circuits to a common driving signal. Then tie all corresponding data inputs together and clock each circuit individually when its data is on the bus. In the case of two driver circuits and an 8 bit microcomputer, the clocks could be common and each Data In tied to a different line of the data bus.
- 9. There are two obvious signal races to be avoided:
 - a. Changing data when clock is falling, and
 - **b.** Allowing Interrupt Output rising edge to be very close to clock falling edge.
- 10. If supply voltage is altered to optimize LCD contrast or for temperature compensation, it is best to tie all positive supply terminals in common and vary the negative supply. This prevents inadvertently forward biasing diodes.
- 11. Input order of 0541.

Clk Pulse	1	2	3	4	5	6	7	8
Data 0	R 0	R4	CO	C 4	C 8	C 12	C 16	C 20
Data 0	R1	R5	C 1	C5	C9	C 13	C 17	C 21
Data 2	R2	R6	C2	C6	C 10	C 14	C 18	C 22
Data 3	R3	R7	СЗ	C 7	C 11	C 15	C 19	ĺ

12. Input order of 0542 is similar, but starts at C0 (Pulse 1, Data 0) and ends at C 31 (Pulse 8, Data 3).

Information furnished by Hughes is believed to be accurate and reliable. However, no responsibility is assumed by Hughes for its use; nor for any infringements or patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Hughes.

HUGHES SOLID STATE PRODUCTS

500 Superior Avenue Newport Beach, CA 92663 Telephone (714) 759-2942 TWX: 910-596-1374 In Europe: Hughes Solid State Products Hughes International Service Co. Schmaedel Str. 22, 8000 Munich, Germany Telephone 49-89-834. 7088 Telex: 5213856 HSPD

Printed in U.S.A. 6/83 Supersedes Previous Data

Serial Input Dot Matrix LCD <u>Driver</u>

DESCRIPTION

Hughes' 0548 is a CMOS/LSI circuit which drives rectangular matrix LCD displays under microcomputer control. The display itself may be a standard x-y array or a custom array that geometrically is not regular at all. Applications include games, bar graphs, and various custom patterns.

The 0548 is organized as 16 rows and 16 columns. It will drive an LCD display of up to 16 x 16 directly and can be cascaded for larger displays with additional 0548's or other Hughes LCD drivers. Data is input serially to maximize the number of output pins and minimize the number of control pins. This circuit drives (using a multiplexed scheme) the display with proper voltage level AC waveforms, but does not handle refresh or character encoding. This results in lower parts cost and greater design flexibility, but puts more burden on the microcomputer. The 0548 can be used with an 0539 to drive a display that has up to 16 rows and an arbitrary number of columns.

The 0548 is available in a 40 lead hermetic dual-in-line ceramic package (D suffix), plastic package (P suffix), cerdip (Y suffix) or leadless chip carrier (L suffix). Devices in chip form (H suffix) are available upon request.

FEATURES

- Direct drive of matrix LCDs
- Cascadable for larger displays
- On chip oscillator
- CMOS construction for:
 - Wide supply voltage range Low power operation High noise immunity Wide temperature range

- CMOS, NMOS, and T²L compatible inputs
- Requires only 3 control lines
- Flexible organization allows arbitrary display patterns
- Interrupt Output to request data from microcomputer

PIN CONFIGURATION

			 	_
+V	\Box	1 ●	40	ROW 1
DATA IN	\Box	2	39	ROW 2
CLK	\Box	3	38	ROW 3
LCDф	口	4	37	ROW 4
GND	\Box	5	36	ROW 5
INT	口	6	35	ROW 6
NC	\Box	7	34	ROW 7
CLKEN	\Box	8	33	□ ROW 8
COL 16	\Box	9	32	□ ROW 9
COL 15	\Box	10	31	ROW 10
COL 14	\Box	11	30	☐ ROW 11
COL 13	\Box	12	29	ROW 12
COL 12	\Box	13	28	□ ROW 13
COL 11	\Box	14	27	ROW 14
COL 10	\Box	15	26	ROW 15
COL 9	\Box	16	25	□ ROW 16
COL 8	\Box	17	24	COL 1
COL 7	Ш	18	23	COL 2
COL 6	\Box	19	22	COL 3
COL 5	口	20	 21	COL 4

ABSOLUTE MAXIMUM RATINGS

Inputs + V_{DD} = 17 to + V_{DD} + .3 volts

Power Dissipation 250 mW

Operating Temperature


Ceramic Package – 55 to + 125°C
Plastic Package – 40 to + 85°C
Storage Temperature – 65 to + 125°C

Note: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


ELECTRICAL CHARACTERISTICS at $T_A = +25$ °C and $V_{DD} = 5V$ unless otherwise noted.


PARAMETER	SYMBOL	CONDITION	MIN.	MAX.	UNITS
Supply Voltage Supply Current	V _{DD}		3	12 750	V µA
Input High Level Input Low Level Input Leakage Input Capacitance	VIH VIL IL CI		.75V _{DD} V _{DD} —15	V _{DD} .25V _{DD} 5 5	V V µA pf
Row Output High	VOH		V _{DD} —.05	V _{DD}	V
Row Output Low	VOL		0	.05	V
Row Output Unselected	VOM		.5V _{DD} —.05	.5V _{DD} +.05	V
Column Output High	VOH		.68V _{DD} —.05	.68V _{DD} +.05	V
Column Output Low	VOL		.32V _{DD} —.05	.32V _{DD} +.05	V
Row and Column Output Impedance	RON	I _L = 10 μA		40	KΩ
Interrupt Output Impedence	RON	I _L = 100 μA		1.5	KΩ
Clock Rate Data in Setup Time Data in Hold Time	f tDS tDH	Data change to clock fall Clock fall to data change	DC 300 100	1.5	MHz nsec. nsec.
LCDФ High Level	VIH		.9V _{DD}	V _{DD}	V
LCDФ Low Level	VIL		0	.1V _{DD}	V
LCDФ Input Impedance	RIN		1	3	MΩ

TYPICAL WAVEFORMS




BLOCK DIAGRAM H 0548





TYPICAL SYSTEM BLOCK DIAGRAM



OPERATING NOTES

- 1. The Shift register loads and shifts on the falling edge of clock.
- A logic 1 on Data In causes a segment to be visible.
- 3. A parallel transfer of data from the shift register to the latches occurs upon the rising edge of Interrupt Output.
- Row waveforms are out of phase with Interrupt Output if selected and at midpoint voltage otherwise. Levels are VDD, 0, and VDD/2.
- Column waveforms are in phase with Interrupt Output if selected and out of phase if not selected. Levels are .32 V_{DD} and .68 V_{DD}.
- **6.** The intended mode of operation is as follows:
 - a. Interrupt Output frequency is the minimum no flicker frequency (>30Hz) times the number of backplanes utilized.
 - b. Interrupt Output is exactly 50% duty cycle (to keep DC off the display) and is synchronized with loading the data from shift register to latches.
 - c. In between each Interrupt Output rising edge, serial data is loaded for the next row to await the next Interrupt Output rising edge, which causes parallel transfer from shift register to display latches.
 - d. The Interrupt Output goes to the microcomputer and is treated as a refresh request, or the microcomputer drives the LCDΦ input with 50% duty cycle.
 - **e.** Backplanes are addressed sequentially and individually.
- 7. The LCDφ pin can be used in two modes. If LCDφ is driven, the Interrupt Output will follow it. LCDφ will also oscillate if a resistor and capacitor are connected in parallel to ground.

- The resistor value should be at least $1M\Omega$. The approximate relationship is $f_{out} = \frac{1}{RC}$, which appears at Interrupt Output.
- 8. To cascade and synchronize several circuits, either connect Interrupt Output of one circuit to LCDΦ of all other circuits (thus one oscillator provides frequency control for all circuits) or connect LCDΦ of all circuits to a common driving signal. Then connect all clock lines together to the clock signal and connect each Data In to a different line of the data bus, allowing a parallel loading of all circuits' serial data. It is also possible to tie all data lines together and drive each clock individually like a chip select. Another alternative is to use the clock enable to allow reading data into specific circuits.
- There are two obvious signal races to be avoided.
 - a. Changing data when clock is falling, and
 - **b.** Allowing Interrupt Output rising edge to be very close to clock falling edge.
- 10. If supply voltage is altered to optimize LCD contrast or for temperature compensation, it is best to tie all positive supply terminals in common and vary the negative supply. This prevents inadvertently forward biasing diodes.
- Output locations correspond to a clockwise advancing shift register, thus Row 1 is the last data loaded and Col 16 is the first data loaded.
- 12. The RMS voltages this circuit delivers to individual LCD pixels depends on VDD and the number of backplanes (N) used according to the following equations:

V_{RMS} OFF = V_{DD}
$$\sqrt{\frac{.0324 \text{ N} + .07}{\text{N}}}$$

V_{RMS} ON = V_{DD} $\sqrt{\frac{.0324 \text{ N} + .43}{\text{N}}}$

Information furnished by Hughes is believed to be accurate and reliable. However, no responsibility is assumed by Hughes for its use; nor for any infringements or patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Hughes.

HUGHES SOLID STATE PRODUCTS

500 Superior Avenue Newport Beach, CA 92663 Telephone (714) 759-2942 TWX: 910-596-1374 In Europe: Hughes Solid State Products Hughes International Service Co. Schmaedel Str. 22, 8000 Munich, Germany Telephone 49-89-834. 7088 Telex: 5213856 HSPD

Printed in U.S.A. 6/83 Supersedes Previous Data

Serial Input Dot Matrix LCD Driver

DESCRIPTION

Hughes' 0607A is a CMOS/LSI circuit that drives a matrix LCD display under microcomputer control. The intended display is a 4 x 4 (16 segment) alphanumeric matrix or a 4 x 2 or 3 x 3 numeric matrix, each with nearly any number of characters. Other matrix displays, such as games and custom arrays, could also be driven by this circuit.

The 0607A is organized as 4 rows x 30 columns, and thus can handle 7 alphanumeric or 15 numeric characters by itself. The 0539A, organized as 0 rows x 34 columns may be used in addition to the 0607A when more than 30 columns are required. Data is serially input to maximize the number of output pins and minimize the number of control pins. This circuit drives (using a multiplexed scheme) the display with proper voltage level AC waveforms, but does not handle refresh or character encoding. This results in lower parts costs and greater design flexibility, but puts more burden on the microcomputer.

The 0607A is available in a 40 lead hermetic dual-in-line ceramic package (D suffix), plastic package (P suffix), cerdip (Y suffix) or leadless chip carrier (L suffix). Devices in chip form (H suffix) are available upon request.


FEATURES

- Direct drive of matrix LCDs
- Cascadable for larger displays
- On chip oscillator
- CMOS construction for: Wide supply voltage range Low power operation High noise immunity Wide temperature range

- CMOS, NMOS, and T²L compatible inputs
- Requires only 3 control lines
- Flexible organization allows arbitrary display patterns
- Interrupt Output to request data from microcomputer

BLOCK DIAGRAM

PIN CONFIGURATION



ABSOLUTE MAXIMUM RATINGS

Inputs + V_{DD} - 17 to + V_{DD} + .3 volts

Power Dissipation 250 mW

Storage Temperature - 65 to + 125°C

Operating Temperature


Ceramic Package -55 to +125 °C Plastic Package -40 to +85 °C

Note: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


ELECTRICAL CHARACTERISTICS at $T_A = +25^{\circ}C$ and $V_{DD} = 5V$ unless otherwise noted.

PARAMETER	SYMBOL	CONDITION	MIN.	MAX.	UNITS
Supply Voltage Supply Current	IDD VDD		3	12 750	V µA
Input High Level Input Low Level Input Leakage Input Capacitance	VIH VIL IL CI		.8 V _{DD} V _{DD} -15	V _{DD} .5V _{DD} 5 5	V V µA pf
Row and Column Output Impedance Interrupt Output Impedence	R _{ON} R _{ON}	IL = 10 μA IL = 100 μA		40 3	ΚΩ ΚΩ
Clock Rate Data in Setup Time Data in Hold Time LCDΦ to Interrupt Output Delay	f tDS tDH tD	Data change to clock fall Clock fall to data change	DC 300 100	1.5 600	MHz nsec nsec nsec
LCDФ High Level LCDФ Low Level LCDФ Input Impedance	VIH VIL RIN		.9V _{DD} 0 1	V _{DD} .1V _{DD} 3	V V MΩ
DC Offset Voltage, Any Display Element	VOFF			50	mV
Row Output High Row Output Low Row Output Unselected	VOH VOL VOM	Typical Typical Typical		DD DD	V V
Column Output High Column Output Low	VOH VOL	Typical Typical		/DD /DD	V


TIMING DIAGRAM



TYPICAL WAVEFORMS H 0607A



TYPICAL SYSTEM BLOCK DIAGRAM



OPERATING NOTES

- 1. The Shift register loads and shifts on the falling edge of clock.
- 2. A logic 1 on Data In causes a segment to be visible.
- A parallel transfer of data from the shift register to the latches occurs upon the rising edge of Interrupt Output.
- Row waveforms are out of phase with Interrupt Output if selected and at midpoint voltage otherwise. Levels are V_{DD}, 0, and V_{DD}/2.
- Column waveforms are in phase with Interrupt Output if selected and out of phase if not selected. Levels are .32 V_{DD} and .68 V_{DD}.
- 6. The intended mode of operation is as follows:
 - a. Interrupt Output frequency is the minimum no flicker frequency (>30Hz) times the number of backplanes utilized.
 - **b.** Interrupt Output is exactly 50% duty cycle (to keep DC off the display) and is synchronized with loading the data from shift register to latches.
 - c. In between each Interrupt Output rising edge, serial data is loaded for the next row to await the next Interrupt Output rising edge, which causes parallel transfer from shift register to display latches.
 - d. The Interrupt Output goes to the microcomputer and is treated as a refresh request, or else the microcomputer drives the LCDΦ input with 50% duty cycle.
 - **e.** Backplanes are addressed sequentially and individually.
- 7. The LCDΦ pin can be used in two modes. If LCDΦ is driven, the Interrupt Output will follow it. LCDΦ will also oscillate if a resistor and capacitor are connected in

parallel to ground.

The resistor value should be at least 1M Ω . The approximate relationship is $f_{out} = \frac{1}{RC}$, which appears at Interrupt Output.

- 8. To cascade and synchronize several circuits, either connect Interrupt Output of one circuit to LCDΦ of all other circuits (thus one oscillator provides frequency control for all circuits) or connect LCDΦ of all circuits to a common driving signal. Then connect all clock lines together to the clock signal and connect each Data In to a different line of the data bus, allowing a parallel loading of all circuits' serial data. It is also possible to tie all data lines together and drive each clock individually like a chip select.
- There are two obvious signal races to be avoided.
 - a. Changing data when clock is falling, and
 - **b.** Allowing Interrupt Output rising edge to be very close to clock falling edge.
- 10. If supply voltage is altered to optimize LCD contrast or for temperature compensation, it is best to tie all positive supply terminals in common and vary the negative supply. This prevents inadvertently forward biasing diodes
- Output locations correspond to a clockwise advancing shift register, thus R 1 is the last data loaded and C 30 is the first data loaded.
- 12. The RMS voltages this circuit delivers to individual LCD pixels depends on VDD and the number of backplanes (N) used according to the following equations:

$$V_{RMS} OFF = V_{DD} \sqrt{\frac{.0324 \text{ N} + .07}{\text{N}}}$$

$$V_{RMS} ON = V_{DD} \sqrt{\frac{.0324 \text{ N} + .43}{\text{N}}}$$

Information furnished by Hughes is believed to be accurate and reliable. However, no responsibility is assumed by Hughes for its use; nor for any infringements or patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Hughes.

HUGHES

SOLID STATE PRODUCTS

500 Superior Avenue Newport Beach, CA 92663 Telephone (714) 759-2942 TWX: 910-596-1374 In Europe: Hughes Solid State Products Hughes International Service Co. Schmaedel Str. 22, 8000 Munich, Germany Telephone 49-89-834. 7088 Telex: 5213856 HSPD

Printed in U.S.A. 6/83 Supersedes Previous Data

Auto-Refresh CMOS LCD Driver

DESCRIPTION

Hughes' 0515 is a CMOS driver for multiplexed Liquid Crystal Displays. Each unit is capable of driving an LCD matrix of up to 8 rows x 25 columns. This display could be a graphic array, custom array, or 5 characters in a 5 x 7 format. Multiple units may be cascaded for displays with more rows and/or more columns. The input is in a serial format (data is loaded in one row at a time) and requires the user to specify the on/off state of each pixel. Therefore, the user has great flexibility in displaying the shapes and figures he needs. The 0515 provides all the multi-level AC waveforms necessary for the LCD driver, automatically refreshes the display, and interfaces directly with most microprocessors and microcomputers.

The 0515 operates over a 5-10 voltage range. The 0515 is available in a 40 lead hermetic dual-in-line ceramic package (D suffix), plastic package (P suffix), cerdip (Y suffix) or leadless chip carrier (L suffix). Devices in chip form (H suffix) are available upon request.


FEATURES

- CMOS circuitry Low power dissipation Wide temperature range Wide supply range
- Microprocessor compatible
- CMOS and NMOS compatible
- Drives an 8 x 25 multiplexed LCD
- Automatic display refresh
- On-Chip oscillator
- Power down/blank display mode
- Number of backplanes is software programmable

PIN CONFIGURATION

ROW 0	1 •	40	V_{DD}
ROW 1	2	39	osc
ROW 2 =	3	38	CLOCK
ROW 3 ==	4	37	DATA IN
ROW 4	5	36	CS
ROW 5	6	35	DATA OUT
ROW 6 ===	7	34	COL 25
ROW 7 ===	8	33	COL 24
COL 1 =	9	32	COL 23
COL 2	10	31	COL 22
COL 3 \square	11	30	COL 21
COL 4	12	29	COL 20
COL 5 \square	13	28	COL 19
COL 6	14	27	COL 18
COL 7 \square	15	26	COL 17
COL 8 \square	16	25	COL 16
COL 9 \square	17	24	COL 15
COL 10 ==	18	23	COL 14
COL 11 ==	19	22	COL 13
GND □	20	21	COL 12

TYPICAL SYSTEM INTERCONNECT



ABSOLUTE MAXIMUM RATINGS

Operating Temperature

Plastic Package - 40 to + 85°C Ceramic Package - 55 to + 125°C Storage Temperature - 65 to + 125°C NOTE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

STATIC ELECTRICAL CHARACTERISTICS at T_A = + 25°C, V_{DD} = + 5V, unless otherwise specified.


PARAMETER	SYMBOL	CONDITION	MIN.	TYP.	MAX.	UNITS
Supply Voltage	V _{DD}		5		10	V
Supply Current	1 _{DD}	V _{DD} = 5			900	μA
Input High Level	VIH	entire V _{DD} range	.75 V _{DD}		V _{DD}	V
Input Low Level	VIL		V _{DD} 12		.25V _{DD}	V
Input Leakage	IL				5	μA
Input Capacitance	Cı				5	pf
Row Output High (Sel)	Voн			V _{DD}		V
Row Output Low (Sel)	VOL			0		V
Row Output High (Unsel)	Vouh			.75 V _{DD}		V
Row Output Low (Unsel) ¹	VOUL			.25 V _{DD}		V
Column Output High	Voн			V _{DD}		٧
Column Output Low	VOL			0		V
Column Output (Unsel)	VOM			.5 V _{DD}		V
Data Output High Level	Voн	40 µA	2.4			V
Data Output Low Level	VOL	IL = 1.6μA			.4	V
Row Output Impedance	ROUTR	Ι <u>L</u> = 10μΑ			10	ΚΩ
Column Output Impedance	ROUTC	I _L = 10μA			40	ΚΩ
Offset Voltage	VOFF				50	mV

NOTE 1: See Output Waveforms


DYNAMIC ELECTRICAL CHARACTERISTICS at T_A = +25°C; V_{DD} = +5V unless otherwise specified.

PARAMETER	SYMBOL	MIN.	MAX.	UNITS
Select enable time, chip select falling edge to clock falling edge	tEN	500		nsec
Data Setup time, data valid prior to clock falling edge	tsu	100		nsec
Data hold time, data valid after clock falling edge	tH	10		nsec
Output Prop delay, clock-falling edge to data output valid	tACCESS		200	nsec
Disable time, chip select rising edge to data output hi-impedance	tDIS		200	nsec
Deselect time delay from clock falling edge to chip select rising edge	tEND	250		nsec

FUNCTIONAL DIAGRAM H 0515



TIMING DIAGRAM



SELECT AND MODE CONTROL

There are four modes of operation in the 0515:

- 1. Write buffer mode
- 2. Read buffer mode
- 3. Initialization mode blank display
- 4. Initialization mode visible display

A serial data string is presented to the Data In terminal for any operation. The data format is shown below:

FIF	RST -	-							- s	ERIA	L D	ATA	BITS	от а	THE	DA	TAI	N TE	ERM	NAL								- L/	AST
1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30
	ow ontro rows			ode on- ol		Colui 25 c																							

ROW CONTROL

Data bits 1, 2, and 3 represent the address of the row to be selected or the total number of rows to be selected minus 1 depending on the mode controls. The row control information is in binary and controls 8 rows from 0 through 7. Data bit 1 is the MSB and data bit 3 is the LSB.

MODE CONTROL

Data bits 4 and 5 represent the operational mode to be selected. Each mode is described separately in the Operational Mode Section.

Data bit 4	5	
0	0	Write into RAM storage buffer
0		Read from RAM storage buffer
1	0	Initialization with blank display
1	1	Initialization with visible display

COLUMN SELECT

Data bits 6 through 30 represent the 25 individual column bits in the addressed row (bits 1-3) while in the write mode. Data bit 6 corresponds to column 1, data bit 7 corresponds to column 2..., data bit 30 corresponds to column 25.

OPERATIONAL MODES

1. Initialization Mode:

There are two modes available for initialization of the 0515. The main purpose for initialization is to define the total number of rows to be used in the display, and to make the display visible or blank.

a. Initialization with Blank Display (Bit 4 = 1, Bit 5 = 0)

When this mode is selected, the display is blanked out and the total number of rows are selected via data bits 1, 2, and 3. Column information may or may not be provided. If the column information is provided via data bits 6 through 30, this mode also acts as a write into RAM storage mode writing a row of data into the RAM at the row selected by data bits 1, 2 and 3. (i.e., the last row of the display).

b. Initialization with Visible Display (Bit 4 = 1, Bit 5 = 1)

In this mode, the first three data bits represent (N-1) where N is the total number of rows used in the display. Also it enables the display information to become visible. This mode can be terminated after five data bits, otherwise, it will read the column information of the row that is selected via the data-out line on successive clock inputs (i.e., the last row of the display).

OPERATIONAL MODES, cont.

H 0515

2. Write Mode (Bit 4 = 0, Bit 5 = 0)

This mode is used to write or update the data into the 8 x 25 RAM storage. Row address is provided by row control data bits 1, 2, and 3, while 25 bit data for each column is provided via data bit 6 through bit 30. The display can be made visible or blank depending upon the initialization mode previously selected.

3. Read mode (Bit 4 = 0. Bit 5 = 1)


This mode is used to read the data from the 8 x 25 RAM storage and sequentially display it on the Data Out terminal. Row address is provided by row control data bits 1, 2 & 3.

For each row address, column data is shifted serially on Data Out terminal from column 25 to column 1 on each successive clock.

4. Typical Mode Sequence


With power on, the display shows random data on the display. The initialization with blank display mode can be selected and the first write can be made on the last row during the same cycle by providing column data on bit 6 through bit 30. Additional write modes will be selected to write into all the rows in the same manner. Once the final row is written, an initialization mode with visible display must be selected.

TYPICAL MODE SEQUENCE & TIMING



NOTE 1: SEE EXPANDED TIMING BELOW

EXPANDED INITIALIZATION/WRITE WITH BLANK DISPLAY (30 BITS)



SYNCHRONIZATION AND CASCADING

To cascade a number of 0515 s, which share rows, all units must be synchronized. This can be done by driving each Osc pin of the 0515 with the same external signal and initializing all units at the same time.

In Figure A, the 0515 is used to drive 8 rows x 25N columns. Rows from one unit are tied to the display and rows on the other units are not used. The chip select signal also controls all the 0515s at the same time on Data In pins. The different data (column data) is presented by the data bus to control different columns. In the initialization mode all 0515s must be presented the same data on Data In pins by software. Alternatively, a common data line and individual chip selects could be used.

Theoretically any number of 0515s can be cascaded together as shown. In reality, it depends on the characteristics of the display and the application. In a similar manner, one can utilize a number of 0515s to drive 16 rows x m column displays. For each 8 x 25 block, one 0515 is required as shown in Figure B.




Figure A




Figure B

SIGNAL DESCRIPTION

Row 0 - Row 7; Pin 1 - Pin 8 (Outputs): These eight outputs can be connnected directly to the row pins (backplanes) of the display.

Col 1 — Col 25; Pin 9 — Pin 19, Pin 21 — Pin 34 (Outputs): These twenty five outputs can be connected directly to the column pins of the display.

GND; Pin 20: Ground for display and display driver.

VDD; Pin 40: Most positive supply for the display and display driver.

Data Out; Pin 35 (Output): The Data Output pin produces data serially from the RAM buffer during the read buffer mode.

SIGNAL DESCRIPTION, cont.

H 0515

 $\overline{\text{CS}}$; Pin 36 (Input): The chip select input enables all operating modes of 0515 when $\overline{\text{CS}}$ is low.

Data In; Pin 37: The data input pin is used for loading the RAM buffer data serially from an external system. Positive logic is used and a logic 1 makes a pixel visible.

Clock; Pin 38 (Input): Negative going edge on this pin clocks the data in or out, depending on the mode.

OSC; Pin 39 (Input): The timing for refresh waveforms for the LCD is determined by a capacitor connected to this pin. An external signal should be used to synchronize the oscillators while cascaded.

OSCILLATOR FREQUENCY

To determine the proper frequency of operation, one must consider:

- 1) the external frequency is divided by two on-board.
- 2) number of backplanes selected (rows), and
- 3) 30 Hz minimum no-flicker frequency.

The external capacitor which will produce f is:

where the value of C is in microfarads

Example: 8 backplanes,
$$-\frac{1}{2 \times 8 \times 30} = \frac{1}{50 \text{K} \times \text{C}}$$
, yields C = .01 microfarads

LCD DRIVER NOTES

1. RMS Drive Voltages: The On and Off RMS drive voltages supplied to each pixel by the 0515 depend on the number of backplanes, N, as follows:


$$V_{RMS} ON = \frac{V_{DD}}{4} \sqrt{\frac{N+15}{N}}$$

VRMS OFF =
$$\frac{V_{DD}}{4} \sqrt{\frac{N+3}{N}}$$

The 0515 generates on-chip all required voltages to drive a multiplexed LCD with the V/4 drive scheme. The V/4 scheme requires the following voltages to be derived (when V_{DD} is the supply voltage):

Note if the display requires a swing more negative than system ground, the VDD is tied in common with system VDD and the GND is taken sufficiently lower than system GND to provide the required swing. (The user must ensure that the 0515's VIL spec is not violated and that VOL's can be read by the system.) Waveforms for the V/4 display drive scheme are shown below:

TYPICAL OUTPUT WAVEFORMS



2. Temperature Compensation: The 0515 can be used with displays requiring temperature compensation. The technique is to select a PTC (Positive Temp Compensation) thermistor with a temperature response which complements that of the display. The thermistor is inserted between the 0515's VSS and the negative reference source.

Information furnished by Hughes is believed to be accurate and reliable. However, no responsibility is assumed by Hughes for its use; nor for any infringements or patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Hughes.

HUGHES S

SOLID STATE PRODUCTS

500 Superior Avenue Newport Beach, CA 92663 Telephone (714) 759-2942 TWX: 910-596-1374 In Europe: Hughes Solid State Products Hughes International Service Co. Schmaedel Str. 22, 8000 Munich, Germany Telephone 49-89-834. 7088 Telex: 5213856 HSPD

Printed in U.S.A. 7/83 Supersedes Previous Data

HUGHES SOLID STATE PRODUCTS

Intelligent LCD Dot Matrix Controller/Driver

DESCRIPTION

Hughes' 0550 and 0551 Chip Set will drive a 5 x 7 or 5 x 8 liquid crystal dot matrix of up to 32 characters. Control of the display is handled through an 8 bit bidirectional I/O port. The chip set handles character decode, display manipulation, cursor control, and all display drive functions including refresh and generation of multiple-level AC waveforms.

The 0550/0551 is available in a 40 lead hermetic dual-in-line ceramic package (D suffix), plastic package (P suffix), cerdip (Y suffix) or leadless chip carrier (L suffix). Devices in chip form (H suffix) are available upon request.

FEATURES

- CMOS circuitry
 Low power dissipation
 Wide supply variation
 High noise immunity
- Microcomputer compatible
- ASCII input format
- Display of 64 different characters
- Control of up to a 32 character display
- Generation of all drive waveforms
- Automatic refresh
- Cursor control

 Display manipulation instructions to accomplish:

Shift

Rotate

Blank

Blink

Fast load

Power down

• Instructions to control output of:

Characters

Cursor position

Display control flags

Busy status

0550 PIN CONFIGURATION

+VCC		1 •	<u></u>	40	\vdash	Row 1
osc		2		39	\vdash	Row 2
-V _{BUS} (GND)		3		38		Row 3
Bus 0		4		37		Row 4
Bus 1		5		36		Row 5
Bus 2		6		35		Row 6
Bus 3		7		34	\vdash	Row 7
Bus 4	\Box	8		33	\vdash	Row 8
Bus 5		9		32	\vdash	Col 1
Bus 6		10		31		Col 2
Bus 7		11		30		Col 3
MWR		12		29		Col 4
MRD		13		28		Col 5
CS		14		27		Col 6
Clock		15		26		Col 7
Data Out	\Box	16		25	\Box	Col 8
V551		17		24	\Box	Col 9
NC		18		23		Col 10
LCDф		19		22		Col 11
-V _{DIS}		20		21		Col 12

0551 PIN CONFIGURATION

+V _{CC} (Pos. Supply) Data In		1 ● 2	 40 39		Col :	
Clock		3	38		Col :	3
LCDф		4	37		Col	
-V ₅₅₁ (Neg Supply)		5	36		Col :	5
Data Out		6	35	\vdash	Col 6	6
Col 34		7	34		Col 7	7
Col 33		8	33		Col	8
Col 32		9	32		Col	
Col 31		10	31		Col	
Col 30		11	30		Col	11
Col 29		12	29		Col	12
Col 28		13	28		Col	13
Col 27		14	27		Col	14
Col 26		15	26		Col ·	15
Col 25		16	25		Col ·	
Col 24		17	24		Col :	17
Col 23		18	23		Col	18
Col 22		19	22		Col	19
Col 21	\Box	20	21	\vdash	Col	

ABSOLUTE MAXIMUM RATINGS

Supply Voltage, (+VDD) — 3V to + 13 Volts
Input Voltage, (V1) VDD — 15 to VDD + .3 Volts
Operating Temperature, (TOP)
Plastic Package — 40 to + 85°C
Ceramic Package — 55 to + 125°C
Storage Temperature, (TSTO) ... — 50 to + 125°C


NOTE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS at T_A = +25°C unless otherwise specified (-V_{BUS} pin is considered GND) V_{DD} = V_{CC} + V_{DIS}.


PARAMETER		SYMBOL	CONDITION	MIN.	MAX.	UNITS
Environmental				5	10	
Power Supply Voltage		+VDD		J	10	V
Power Supply Current (0550 and 0551)		IDD	Operating at 5V		750	μA
Quiescent Current (0550 and 0551)		IQ	5V, Power Down Mode Inputs at Either Supply ¹		20	μА
Inputs - 550	`	VIH	V _{DD} = 3 to 10V	.8V _{DD}	VDD	V
High Level	0550 Inputs	VIL	8 Data Bus	0	.5V _{DD}	V
Low Level	8 Data Bus	VIL	CS, MRD, MWR	V _{CC} -15	.5V _{DD}	V
Leakage	CS MRD	IL	V _{IN} = 0, V _{DD} = 10		5	μА
Capacitance	MWR	CIN			5	pf
Inputs - 551						
High Level	0551	VIH		.8VDD	VDD	V
Low Level	Inputs Data In	VIL		V _{DD} -15	.5V _{DD}	V
Leakage	LCDΦ	1 <u>L</u>	V _{IN} = 0, V _{DD} = 10		5	μΑ
Capacitance	Clock	CIN			5	pf
Outputs	Signals to]					
High Level	0551	VOH		VCC05	VCC	V
Low Level	LCD Φ Data Out	VOL		-VDIS	-V _{DIS} +.05	V
Impedance	Clock	RON	5V, I = 100 μA		3	ΚΩ
Column Drive Impedanc	ce	ROUT	5V		40	ΚΩ
Row Drive Impedance		ROUT	5V		10	ΚΩ
Bus Drive High		VIH	5V, I = 1.6 mA source	4		V
Bus Drive Low		VIL	5V, I = 1.6 mA sink		.4	V
Timing (See Note 2)			B	00		
Data Set-up Time		tDS	Data valid to MWR fall	20		nsec
Data Hold Time		tDH .	MWR pulse to data change	75		nsec
MWR Pulse Width High		tPWH		600		nsec
MWR Pulse Width Low		t _{PWL}		600		nsec
MRD Delay		tPD	MRD fall to data valid	600		nsec
MRD Pulse Width High		tPWH		600		nsec
MRD Pulse Width Low		tpwL		600		nsec

NOTE 1 — Oscillator high if driven

NOTE 2 = $\overline{\text{MWR}}$ and $\overline{\text{MRD}}$ negative pulses assumed to be coincident with or narrower than $\overline{\text{CS}}$ negative pulse



SYSTEM BLOCK DIAGRAM



OUTPUT TIMING — 0550

CS

DATA
BUS

VALID

VALID

VALID OUTPUT

DATA

WRD

VALID OUTPUT

DATA

Description	OP Code 76543210 (see note 1)	HEX Code	BUS (see note 1)	Input or Output	Immed. Exec.	Creates Short Busy	Creates Long Busy	Not During PD	Not During Busy
Load Character	001XXXXX to 010XXXXX	20 to 5F		ı	_		√	√	√
Load Cursor Location	000XXXXX	00 to 1F		1	✓	_		_	(see note 2)
Set Display Control Flag	011XXXXY	60 to 71		ı	✓	_	_	_	_
Blink Cursor	0110 0000 - off 0110 0010 - on	60 61	0						
Blink Display	0110 0011 - off 0110 0011 - on	62 63	1						
Auto/Inc Dec	0110 0100 - off 0110 0101 - on	64 65	2						
Up/Down	0110 0110 - off 0110 0111 - on	66 67	3						
Blank Display	0110 1000 - off 0110 1001 - on	68 69	4						
Visible Cursor	0110 1010 - off 0110 1011 - on	70 71	5						
Cursor Type	0110 1100 - off 0110 1101 - on	72 73	6	i					
Busy	Output Only	_	7						
Rapid Load	0110 1110 - off 0110 1111 - on	76 77							
Power Down	0111 0000 - off 0111 0001 - on	_	_						
Get Character	10000100	84		0	√			$\sqrt{\text{(see note 3)}}$	√(see note 3
Get Cursor Location	10000010	82		0	√		_		
Get Display Control Flags	10000001	81		0	√	_	_	_	
Inc/Dec Cursor	1000100X	88 89		ı	V			_	(see note 2)
Shift Right	10001111	8F		<u> </u>					√
Shift Left	10001101	8D		1	_	_	√		
Rotate Right	10001110	8E			_	V		√	
Rotate Left	10001100	8C		1		√			√
Clear	10001010	8A		1			√	√	√
Reset Busy (Abort)	10001011	8B		1	√			_	

NOTE: 1. Associated Bus Line for display control flags. Status appears

- on Bus Line on $\overline{\mbox{MRD}}$ input following a get control flags instruction.
- 2. Only if busy is due to Load Character.
- 3. See Instruction Set for special precautions.

X = Variable Data Y = Flag State

Short Busy is 5 to 10 periods of master oscillator, or 125 µsec. at 82 KHz Long Busy is up to 160 periods of master oscillator, or 2 msec. at 82 KHz Input Instructions are accomplished when MWR and CS are held low Output Instructions are accomplished when MRD and CS are held low (An output instruction must have been previously written.)

DISPLAY DRIVE LSI REQUIREMENTS

Number of Characters	8	16	20	32	
Number of 0550 Required	1	11	1	1	
Number of 0551 Required	1	2	3	5	

INSTRUCTION EXPLANATION

H 0550/0551

Load Character

This instruction loads a specific character into a previously specified location. The instruction code is 0XXXXXXX where the 7 bit ASCII data must be the 64 character subset corresponding to hex addresses 20 through 5F. This instruction creates a long busy and cannot be performed during an existing busy condition or a power down. During the busy time, the ASCII data is loaded into a memory location which corresponds to the display position held in the cursor location register.

Load Cursor Location

This instruction sets the cursor location. The instruction code is 000XXXXX where XXXXX can be any binary number 0 through 31. The cursor location serves as a pointer to one of the 32 display positions. Zero corresponds to the 1st location and 31 corresponds to the 32nd location. The left most position is the 0 location and displays of less than 32 characters use positions 0, 1, 2.... N.

Set Display Control Flag

This instruction sets or resets the individual flags which control the display and enable special instructions. The instruction code is 011XXXXY, where the XXXX is a binary number 0 through 8 which corresponds to one of the 9 flag registers, and the Y is the flag state. Table II gives the flag, the flag address, and the I/O bus on which the flag contents appear after the get display control flag instruction.

Get Character

This instruction enables an output command (MRD = 0) to fetch the ASCII code for the character pointed to by the cursor location register. After a load cursor location instruction, a time of 160 oscillator periods must be allowed before the Get Character instruction will output correct data. Bus 7 contains the Busy status.

Get Cursor Location

This instruction enables a subsequent output command (MRD = 0) to fetch the cursor location. Bus 0-4 contain the cursor location, Bus 5-6 float, and Bus 7 contains the Busy status.

Get Display Control Flags

This instruction enables an output command $(\overline{MRD} = 0)$ to fetch the status of the display control flag registers. See the Instruction Set Table on page 4 for details of the positioning of the flags on the bus.

Note: Any "Get" command need be given only once. Being stored on the chip, it may be used until a different "Get" instruction is needed.

Inc/Dec Cursor

The instruction code is 1000100X, where X=1 will cause an immediate advancement of the cursor one position to the right, and X=0 will cause an immediate advancement of one position to the left.

Shift

The shift right (left) instruction advances every character right (left) by one position and loads a blank into the first (last) position.

Rotate

The rotate right (left) instruction advances every character right (left) by one position and moves the last (first) character to the first (last) position.


Clear

This instruction loads a blank into every display location.

Reset Busy

This instruction aborts any instruction execution which has caused a busy signal, resets the busy flag, and allows the immediate loading of any instruction. Of course the aborted instruction may or may not have been completed.

TYPICAL OUTPUT WAVEFORMS




SAMPLE PROGRAMS

Initialize - This sequence, per-

formed after system power up, will initialize everything, blank the cursor and set it at the left most position, and be ready for character loading from left to right.

Rapid Load Display - This sequence will display a 16 character message using the rapid load feature. Assume initialization was done as in example.

Character Load Display - Suppose the display shows the message SUM = 354.2 (left justified) and it is desired that this be changed to SUM = 357.8. Assume the initialization of the example.



DISPLAY CONTROL FLAG EXPLANATION

H0550/0551

Blink Cursor

A "1" in this flag register causes the cursor (the position pointed to by the cursor location register) to blink at approximately 1 Hz. The cursor visible flag must be set. The blinking is an on/off flashing for the underline cursor or an alternation between the character and solid fill (all 35 dots) for the full character cursor.

Blink Display

A "1" causes the entire display to flash on and off at approximately 1 Hz.

Auto Inc/Dec.

A "1" in this flag register causes the cursor location register to automatically be changed by one every time a character is read from or written to the character register. (See Up/Down flag.)

Up/Down

A "1" ("0") in this flag register works in conjunction with the Auto Inc/Dec flag to cause automatic incrementing (decrementing) of the cursor location register when a character is written to or read from the 0550.

Blank Display

A "1" in this flag register blanks the display, but leaves the display memory intact.

Visible Cursor

A "1" in this flag register causes the cursor (the position stored in the cursor location register) to be visible. The cursor cannot be blinked by the Cursor Blink flag unless it is made visible.

Cursor Type

A "1" in this register selects an underline on row 8 for the cursor, and a "0" selects a filled character, all 35 dots visible.

Power Down

A "1" in this flag register stops the oscillator and opens a switch in the resistor divider used in the multiple voltage generator circuit, so all LCD drive signals rise to the positive supply. To ensure ultra low power, the inputs should be near the power rails, and, if driven, OSC should be held high. During this condition memory is not lost, but the circuit will not respond properly to some instructions. See Table 1.

Busv

The busy state means the circuit is processing a previous instruction and cannot be given certain other instructions (see Table 1 for details). Busy status will appear on Bus 7 during all output instructions, (hex. code 81, 82, and 84).

Rapid Load

A "1" in this flag register stops the oscillator and resets the circuit. Each character load instruction loads a character starting with the 31st location until the mode is terminated. Rapid load can be initiated at any time and creates a busy signal. The Rapid Load instruction needs 32 loads to function properly. No other instructions should be given during a rapid load sequence. Rapid loading does not change the cursor location.

OPERATING NOTES

1. Oscillator

The on-chip oscillator is controlled by an external capacitor. The frequency must be high enough (at least 50KHz) to ensure a flicker free display. The recommended frequency is 82KHz for 64Hz update rate and 1Hz blink rate. The typical capacitor value is 50pf when using a $1m\Omega$ resistor.

2. The Variable Resistor

The variable resistor indicated in the system block diagram may not be necessary, but could assist in display drive optimization and is also meant to imply possible temperature compensation. The resistor may need capacitor bypass.

3. Input Signals

The 0550 will interface with signals that come from circuits with different power supply magnitudes, either higher or lower. The constraints are (1) no signal should go more positive than the positive supply (therefore positive common is recommended) and (2) input levels must be satisfied. Input swings which are more negative than supply are allowed and input levels are biased toward the positive supply. Note that input levels are referenced to VDD = (VCC — (—VDIS)).

4. Power Supply Voltages

Two negative voltages are supplied to this chip. The microcomputer ground (—VBUS) is used for the low output level on the I/O bus. The negative display supply (—VDIS) is chosen to give proper levels to the LCD. —VDIS must be equal to or lower than —VBUS.

5. Initialization

This circuit doesn't power up in a particular state. The recommended power up sequence is a reset busy instruction (not necessary if a long busy time period is allowed to pass), setting of all display control flags, and a clear instruction.

6. Cascading Chips

If a display of over 32 characters is being driven and row lines are shared, two 0550's can be synchronized by giving them a fast load instruction simultaneously, and driving their oscillator pins with a common signal. The row drivers of one 0550 need not be used.

7. RMS Drive Voltages

The RMS voltages supplied to the LCD by the 0550 and 0551 Chip Set are as follows:

VDD = voltage across chip, (VCC+VDIS)

 V_{RMS} on = .424 V_{DD}

VRMS off = .293 VDD

Information furnished by Hughes is believed to be accurate and reliable. However, no responsibility is assumed by Hughes for its use; nor for any infringements or patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Hughes.

HUGHES SOLID STATE PRODUCTS

500 Superior Avenue Newport Beach, CA 92663 Telephone (714) 759-2942 TWX: 910-596-1374 In Europe: Hughes Solid State Products Hughes International Service Co. Schmaedel Str. 22, 8000 Munich, Germany Telephone 49-89-834. 7088 Telex: 5213856 HSPD

Printed in U.S.A. 1/84, Rev A Supersedes Previous Data

HUGHES SOLID STATE PRODUCTS

Intelligent Dot Matrix LCD Controller/Driver Kit

DESCRIPTION


Hughes' Intelligent Controller Evaluation Kit allows ease of design by providing a p.c. board with a complete interface circuit between 16 character dot matrix Liquid Crystal Display and the Hughes' 0550/0551 Intelligent LCD Controller/Driver.

The p.c. board provides extra space (wire wrap) for users interface. Control of the display is handled through an 8 bit bi-directional I/O port. Completed circuit handles character decode, display manipulation, cursor control and all drive functions including refresh and generation of multi-level AC waveforms.


FEATURES

- Low power CMOS circuitry with power down mode
- Microprocessor compatible parallel interface
- 5 x 7 dot matrix; 16 character display
- ASCII input format
- · Generation of all drive waveforms
- Cursor control

- Display manipulation, Instruction to accomplish shift, rotate, blank, blink, fast load, and power down
- Instructions to control output of characters, cursor position, display control flags, and busy status, etc.
- 11¾" x 2¾" p.c. board with users circuit space
- Low cost



P.C. BOARD OUTLINE DRAWING



Information furnished by Hughes is believed to be accurate and reliable. However, no responsibility is assumed by Hughes for its use; nor for any infringements or patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Hughes.

HUGHES SOLID STATE PRODUCTS

500 Superior Avenue Newport Beach, CA 92663 Telephone: (714) 759-2942 TWX: 910-596-1374 In Europe: Hughes Solid State Products Hughes International Service Co. Schmaedel Str. 22, 8000 Munich, Germany Telephone: 49-89-834. 7088 Telex: 5213856 HSPD

Printed in U.S.A. 6/83 Supersedes Previous Data

.

1800 CMOS Microprocessor Family 256 x 4 Static RAM

256 x 4 Static RAM - 1822C

DESCRIPTION

Hughes' 1822C is a static CMOS Random Access Memory organized as 256 words of 4 bits. The 1822C has separate data inputs and outputs and operates over a 4-6.5 voltage supply, (VDD).

Two chip selects (CST and CS 2) are provided to simplify expansion within a memory system. The Output Disable (OD) signal controls the output data disabling and is useful in Wire — OR connections and Common Input/Output systems.

The address is decoded on the chip to access a four bit data word. When the chip is selected $\overline{(CS1)}$ = low and CS2 = high) and the Output Disable signal is low (VSS), the accessed data appears on the data output lines (DO 0-DO 3) and remains until OD goes high or the device is deselected (CS 1 = high or CS 2 = low). After valid data appears, the address inputs may be changed immediately to select another data word.

To write information, a valid address and data word is presented to the 1822C with the memory write enabled (R/ \overline{W} = low), and the chip selected. When using a common input/output data bus, the Output Disable signal must be high.

The 1822C is available in a 22 lead hermetic dual-in-line ceramic package (D suffix), plastic package (P suffix), cerdip (Y suffix), or leadless chip carrier (L suffix). Devices in chip form (H suffix) are available upon request.


FEATURES

- Static CMOS Circuitry
- Interfaces Directly to 1802A Microprocessor
- Fast Access Time 250ns at VDD = 5V

- Low Quiescent and Operating Power
- No Precharge or Clock Required
- **Industry Standard Pinout**

FUNCTONAL DIAGRAM

PIN CONFIGURATION



ABSOLUTE MAXIMUM RATINGS

Operating Temperature Range (TA)
Ceramic Package 55 to + 125°C
Plastic Package 40 to + 85°C
DC Supply-Voltage Range (VDD)
(All Voltage values referenced to VSS terminal)
1822C
Storage Temperature Range (Tstg) 65 to + 150°C

NOTE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is no implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

OPERATING CONDITIONS at TA = Full Package Temperature Range

		CONDITIONS				LIMITS		
CHARACTERISTICS	v _o	VIN	V _{DD}	1			UNITS	
	(V)	(V)	(V)	Min.	Typ.1	Max.		
OC Operating Voltage Range	-		_	4		6.5	V	
nput Voltage Range	_		_	Vss	_	VDD_	V	
STATIC ELECTRICAL CHARACTERISTICS at T,	A = - 40 to + 125°C, V	DD ± 5%						
Quiescent Device Current, IDD	_	0, 5	5	_	20	500	μА	
Output Voltage: Low-level, VOL		0, 5	5		0	0.1	V	
High-Level, VOH		0, 5	5	4.9	5		\	
nput Low Voltage, VIL	0.5, 4.5	_	5	_	_	1.5	V	
nput High Voltage, VIH	0.5, 4.5	_	5	3.5	_		· ·	
Output Low (Sink) Current, IOL	0.4	0, 5	5	1.6	2.6	_	mA	
Output High (Source) Current, IOH	4.6	0, 5	5	-1	-1.5	_		
nput Current, IN	_	0, 5	5	_	_	±5		
3-State Output Leakage Current, IOUT	0, 5	0, 5	5	_		<u>+</u> 5	μА	
Operating Current ² , IDD1	_	0, 5	5	_	4	8	mA	
nput Capacitance, CIN Dutput Capacitance, COUT		0, 5	_	_	5 5	7.5 7.5	pF	

DATA RETENTION CHARACTERISTICS at TA = - 55 to + 125°C; See Timing Diagram

	COND		LIMITS	the second		
CHARACTERISTICS	VDR	VDD				UNITS
	(V)	(V)	Min.	Typ.1	Max.	
Minimum Data Retention Voltage, VDR		_	_	1.5	2	V
Data Retention Quiescent Current, IDD	2	_	_	30	100	μА
Chip Select to Data Retention Time, CDR	_	5	600	_	_	no
Recovery to Normal Operation Time, tRC	_	5	600	_		ns

NOTES: 1. Typical Values are for TA = + 25°C and nominal VDD.

2. Outputs are open circuited; cycle time = 1 µs.

DYNAMIC ELECTRICAL CHARACTERISTICS at T $_A$ = - 55 °C to + 125 °C, VDD + 5%, t $_r$, t $_f$ = 20ns. See Timinç Diagram


CHARACTERISTICS	VDD	1822C				
	(V)	Min.3	Typ.4	Max.	UNITS	
Read Cycle Times	4.00.000.000.000.000.000.000.000.000.00					
Read Cycle, tRC	5	450	300		ns	
Access from Address, tADA	5	_	250	450	ns	
Output Valid from Chip-Select 1, tDOA1	5	-	100	450	ns	
Output Valid from Chip-Select 2, tDOA2	5	_	100	450	ns	
Output Active from Output Disable, tDOA3	5		75	200	ns	
Output Hold from Chip-Select 1, tDOH1	5	20	_		ns	
Output Hold from Chip-Select 2, tDOH2	5	20	_		ns	
Output Hold from Output Disable, tDOH3	5	20			ns	
Write Cycle Times						
Write Cycle, tWC	5	500	300	_	ns	
Address Set-up, tAS	5	200	_		ns	
Write Recovery, tWR	5	50	_	_	ns	
Write, Width, tWRW	5	250	70	_	ns	
Data input set-up, tDIS	5	250	70		ns	
Data input Hold, tDIH	5	100	70	_	ns	
Chip Select 1 Set-up, tCSS1	5	250	100		ns	
Chip-Select 2 Set-up tCSS2	5	250	100		ns	
Output Disable Set-up tODS	5	200	_	_	ns	

NOTES: 3. Time required by a limit is to allow for the indicated function.


^{4.} Typical values are for TA = + 25°C and nominal VDD.

TIMING DIAGRAMS H 1822C

Read cycle waveforms and timing diagram.




Write cycle waveforms and timing diagram.





NOTE 5: t_{ODS} is required for common I/O operation only; for separate I/O operations, Output Disable is Don't Care.

Low VDD data retention waveforms and timing diagram.



SIGNAL DESCRIPTION

MA 0-MA 7: The eight input address lines select one of 256 four bit words. They are statically decoded on the chip to access the memory array.

DI 0-DI 3: These four data inputs are read into the memory when the chip is selected and the Memory Write control (R/ \overline{W} = low) is asserted.

DO 0-DO 3: These four data outputs reflect the accessed data when the chip is selected and the Output Disable control is inactive (OD = low).

CS1, CS2: These two input chip select signals enable the RAM when CS1 is low and CS2 is high. \mathbf{OD} , $\mathbf{R}/\overline{\mathbf{W}}$: These two input controls determine the mode of memory operation. Output Disable signal (OD) is inactive when performing a Read operation and enables the Data Output (DO 0-DO 3) three-state drivers. The Memory Write signal (R/\overline{W}) is activated to perform a Write operation. A detailed control table follows:

OPERATIONAL MODES

Mode	Chip Select 1 CS 1	Chip Select 2 CS 2	Output Disable OD	Read Write R/W	Output
Read	0	1	0	1	Read
Write	0	1	0	0	Data Input
Write	0	1	1	0	High Impedance
Standby	1	Х	Х	Х	High Impedance
Standby	Х	0	Х	Х	High Impedance
Output Disable	Х	Х	1	Χ	High Impedance

Logic 1 = High; Logic 0 = Low; X = Don't Care

NOTES: 1. When using an 1802A CPU controlled system, \overline{MWR} is connected to R/\overline{W} and \overline{MRD} is connected to OD. 2. For T²L interfacing an external pull-up is recommended at each input.

Information furnished by Hughes is believed to be accurate and reliable. However, no responsibility is assumed by Hughes for its use; nor for any infringements or patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Hughes.

HUGHES | SOLID STATE PRODUCTS

500 Superior Avenue Newport Beach, CA 92663 Telephone (714) 759-2942 TWX: 910-596-1374 In Europe: Hughes Solid State Products Hughes International Service Co. Schmaedel Str. 22, 8000 Munich, Germany Telephone 49-89-834. 7088 Telex: 5213856 HSPD

Printed in U.S.A. 10/83 Supersedes Previous Data

1800 CMOS Microprocessor Family 128 x 8 Static RAM

128 x 8 Static RAM — 1823C

DESCRIPTION

Hughes' 1823C is a static CMOS Random Access Memory organized as 128 words of 8 bits. The 1823 has 8 common data input and output terminals and operates over a 4-6.5 voltage supply, (VDD).

Five chip selects (CS 1, CS 2, CS 3, CS 4 and CS 5) are provided to simplify expansion within a memory system. The Memory Read (MRD) signal controls the output data enabling and is useful in direct connection to a processor bidirectional data bus.

The address is decoded on the chip to access an 8 bit data word. When the chip is selected (CS 2, $\overline{\text{CS 3}}$ and $\overline{\text{CS 5}}$ = low and CS 1 and CS 4 = high) and the $\overline{\text{MRD}}$ signal is low (VSS) the accessed data appears on the data output lines (DO 0-DO 7). They remain valid until $\overline{\text{MRD}}$ goes high or the device is de-selected. After valid data appears, the address inputs may be changed immediately to select another data word.


To write information a valid address and data word is presented to the 1823C with the Memory Write enabled (MWR = low), and the chip selected. During a write operation, the MRD signal must be high.

The 1823C is available in a 24 lead hermetic dual-in-line ceramic package (D suffix), plastic package (P suffix), cerdip (Y suffix) or leadless chip carrier (L suffix). Devices in chip form (H suffix) are available upon request.


FEATURES

- Static CMOS Circuitry
- Byte wide organization
- Interfaces directly to 1802A and most microprocessors.
- Fast access time 250ns at VDD = 5V
- Low guiescent and operating power
- No precharge or clock required
- Industry standard pinout

FUNCTIONAL DIAGRAM



PIN CONFIGURATION



NOTE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

OPERATING CONDITIONS at TA = Full Package Temperature Range

		CONDITIONS		1			
CHARACTERISTICS	Vo	VIN	V _{DD}				
	(V)	(V)	(V)	Min.	Typ.1	Max.	
DC Operating Voltage Range				4		6.5	V
Input Voltage Range		_		VSS		V _{DD}	V
STATIC ELECTRICAL CHARACTERISTICS at TA	= - 55 to + 125°C, V _D	D ± 5%					
Quiescent Device Current, I _{DD}		0, 5	5		20	500	μA
Output Voltage: Low-Level, V _{OL}	_	0, 5	5	_	0	0.1	٧
High-Level, VOH	_	0, 5	5	4.9	5	-	-
Input Low Voltage, VIL	0.5, 4.5	-	5	T -		1.5	
Input High Voltage, VIH	0.5, 4.5	_	5	3.5	_	-	V
Output Low (Sink) Current, I _{OL} 0.4		0, 5	5	2.0	4.0	_	
Output High (Source) Current, IOH	4.6	0, 5	5	- 1.0	- 2.0		mA
Input Current, I _{IN}	_	0, 5	5	_	_	± 5	
3-State Output Leakage Current, IOUT	0, 5	0, 5	5			± 5	μА
Operating Current, IDD12		0, 5	5	T	4	8	mA
Input Capacitance, C _{IN}		0, 5	_		5	7.5	
Output Capacitance, COUT				T _	5	7.5	pF
DATA RETENTION CHARACTERISTICS at TA =	- 55 to + 125°C: See Ti	ming Diagram					
		CONDI	TIONS	T -	LIMITS		
CHARACTERISTICS		VDR	V _{DD}	4			UNITS
OTATIA OTEMOTICO		(V)	(V)	Min.	Typ. ¹	Max.	0.11.0
Min. Data Retention Voltage, VDR					1.5	2	V
Data Retention Quiescent Current, I _{DD}		2		+	30	50	μA
Chip Select to Data Retention Time, CDR			5	600		- 50	
			5	600			ns
Recovery to Normal Operation Time, t _{RC}	T FF001- 140504						
DYNAMIC ELECTRICAL CHARACTERISTICS at	IV = - 22.C 10 + 152.C		ış - zons. See	Timing Diagra	IMITS		
CHARACTERISTICS		(V)	Min.		Typ. ¹	Max.	UNITS
Read Cycle Times (See Figure 1)		(0)	Mill.		ryp.	тах.	
		5	450		300		ns
Read Cycle, t _{RC}		5	450		250	450	
Access from Address; t _{ADA}						450	ns
Output Valid from Chip Select, tDOA1		5			100	450	ns
Output Valid from Chip-Select, t _{DOA2}		5			100	450	ns
Output Active from Memory Read, tAM		5			75	200	ns
		5	100		50	100	ns
Data Hold from Chip-Select, t _{DOH1}					50	100	ns
Data Hold from Chip-Select, tDOH2		5	100				
Data Hold from Chip-Select, t _{DOH2} Data Hold from MRD, t _{DOH3}		5 5	100 100		50	100	ns
Data Hold from Chip-Select, t _{DOH2} Data Hold from MRD, t _{DOH3} Write Cycle Times (See Figure 2)		5	100		50	100	ns
Data Hold from Chip-Select, t _{DOH2} Data Hold from MRD, t _{DOH3} Write Cycle Times (See Figure 2) Write Cycle, t _{WC}		5				100	ns
Data Hold from Chip-Select, t _{DOH2} Data Hold from MRD, t _{DOH3} Write Cycle Times (See Figure 2) Write Cycle, t _{WC} Address Set-up, t _{AS}		5 5 5	100		50		
Data Hold from Chip-Select, t _{DOH2} Data Hold from MRD, t _{DOH3} Write Cycle Times (See Figure 2) Write Cycle, t _{WC} Address Set-up, t _{AS} Write Recovery, t _{WR}		5	500		300		ns
Data Hold from Chip-Select, t _{DOH2} Data Hold from MRD, t _{DOH3} Write Cycle Times (See Figure 2) Write Cycle, t _{WC} Address Set-up, t _{AS}		5 5 5	500 200		300		ns ns
Data Hold from Chip-Select, t _{DOH2} Data Hold from MRD, t _{DOH3} Write Cycle Times (See Figure 2) Write Cycle, t _{WC} Address Set-up, t _{AS} Write Recovery, t _{WR} Write Width, t _{WRW} Data Input Set-up, t _{DIS}		5 5 5 5	500 200 75		300 - -		ns ns
Data Hold from Chip-Select, t _{DOH2} Data Hold from MRD, t _{DOH3} Write Cycle Times (See Figure 2) Write Cycle, t _{WC} Address Set-up, t _{AS} Write Recovery, t _{WR} Write Width, t _{WRW}		5 5 5 5 5	500 200 75 250		300 — — — — 70		ns ns ns
Data Hold from Chip-Select, t _{DOH2} Data Hold from MRD, t _{DOH3} Write Cycle Times (See Figure 2) Write Cycle, t _{WC} Address Set-up, t _{AS} Write Recovery, t _{WR} Write Width, t _{WRW} Data Input Set-up, t _{DIS}		5 5 5 5 5 5	500 200 75 250 250		300	_ _ _ _ _	ns ns ns ns

NOTE: 1. Typical values are for T_A = + 25°C and nominal V_{DD}.

2. Outputs open circuited; cycle time = 1 μ s

3. Time required by a limit is to allow for the indicated function.

TIMING DIAGRAMS H 1823C




Figure 1 — Read cycle waveforms and timing diagram.




Figure 2 — Write cycle waveforms and timing diagram.




Figure 3 — Low V_{DD} data retention waveforms and timing diagram.

MA 0-MA 6: The seven input address lines select one of 128 eight bit words. They are statically decoded on the chip to access the memory array.

BUS 0-BUS 7: These eight data lines are read into the memory when the chip is selected and the Memory Write control is active (MWR = low). They become data outputs and carry the accessed data when the chip is selected and the Memory Read Control is active (MRD = low).

CS 1, CS 2, CS 3, CS 4, CS 5: These five input chip select signals enable the RAM when CS 2, CS 3, and CS 5 are low and CS 1 and CS 4 are high.

MRD, MWR: These two input controls determine the mode of memory operation. The memory read signal (MRD) is active when performing a Read operation and enables the Data Output (BUS 0-BUS-7) three-state drivers. The Memory Write signal (MWR) is activated to perform a Write operation. A detailed control table follows:

OPERATIONAL MODES

FUNCTION	MRD	MWR	CS 1	CS 2	CS 3	CS 4	CS 5	BUS TERMINAL STATE	
Read	0	х	1	0	0	1	0	Storage State of Addressed Word	
Write	1	0	1	0	0	1	0	Input High-Impedance	
Stand-by	1	1	1	0	0	1	0	High-Impedance	
	Х	Х	0	Х	Х	X	Х		
	Х	Х	Х	1	Х	Х	Х		
Not Selected	Х	Х	Х	Х	1	X	Х	High-Impedance	
	Х	Х	х	Х	X	0	Х		
	Х	Х	Х	Х	Х	Х	1		

Logic 1 = High Logic 0 = Low X = Don't Care

NOTE: For T²L interfacing an external pull-up is recommended at each point.

Information furnished by Hughes is believed to be accurate and reliable. However, no responsibility is assumed by Hughes for its use; nor for any infringements or patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Hughes.

HUGHES | SOLID STATE PRODUCTS

500 Superior Avenue Newport Beach, CA 92663 Telephone (714) 759-2942 TWX: 910-596-1374 In Europe: Hughes Solid State Products Hughes International Service Co. Schmaedel Str. 22, 8000 Munich, Germany Telephone 49-89-834. 7088 Telex: 5213856 HSPD

Printed in U.S.A. 10/83 Supersedes Previous Data

HUGHES SOLID STATE PRODUCTS

1800 CMOS Microprocessor Family 32 x 8 Static RAM

32 x 8 Static RAM — 1824

DESCRIPTION

Hughes' 1824 is a static CMOS Random Access Memory organized as 32 registers of 8 bits, and contains a common bi-directional three state data bus enabled by the Memory Read ($\overline{\text{MRD}}$) signal. Data is written into the RAM when the chip is selected ($\overline{\text{CS}}$ = 0) and the Memory Write ($\overline{\text{MWR}}$) signal is asserted. Data is accessed by decoding the address lines and is transmitted onto the data bus when $\overline{\text{CS}}$ and $\overline{\text{MRD}}$ are enabled. The 1824 is fully decoded and does not require a precharge or clocking signal. This RAM may be used to provide a data stack or buffer storage for small systems.

The 1824 operates over a 4-10.5 voltage supply while the 1824C operates over a 4-6.5 voltage supply. The 1824 is available in an 18 lead hermetic dual-in-line ceramic package (D suffix), plastic package (P suffix), cerdip (Y suffix) or leadless chip carriers (L suffix). Devices in chip form (H suffix) are available upon request.

FEATURES


- Static Silicon Gate CMOS Circuitry
- Interfaces Directly to 1802A Microprocessor without Additional Components
- Access Time
 400ns typical at V_{DD} = 5V
 200ns typical at V_{DD} = 10V
- Single Voltage Supply
- Low Quiescent and Operating Power

V_{DD} 18


VSS 9

No Precharge or Clock Required

PIN CONFIGURATION



FUNCTIONAL DIAGRAM



109

Operating Temperature Range (T _A)
Ceramic Package 55 to + 125°C
Plastic Package 40 to + 85°C
DC Supply — Voltage Range (VDD)
(All voltage values referenced to VSS terminal)
1824 — 0.5 to + 13 Volts
1824C — 0.5 to + 7 Volts
Storage Temperature Range (T _{stg}) 65 to + 150°C

NOTE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

OPERATING CONDITIONS at TA = Full Package Temperature Range Unless Otherwise Specified


	CONDITIONS		LIMITS - Jan Christian gir a								
CHARACTERISTICS	V _{DD}	18	324	18	24C	UNITS					
	(V)	Min.	Max.	Min.	Max.						
Supply Voltage Range	_	4	10.5	4	6.5	V					
Recommended Input Voltage Range	_	V _{SS}	V _{DD}	V _{SS}	V _{DD}	V					
Input Signal Rise and Fall Time, t _r , t _f ,	5	_	5	_	5	uS					
input Signal Rise and Fall Time, tr, tr,	10		2	_		1 40					

		ONDITION		LIMITS								
CHARACTERISTICS	Vo	VIN	VDD		1824		ļ	1824C		UNIT		
3	(V)	(V)	(V)	Min.	Typ. ¹	Max.	Min.	Typ. ¹	Max.	Ĺ		
STATIC ELECTRICAL CHARACTERISTICS	S at $T_A = -40$ to +	85°C, V _D	D ± 5%			,	_		,			
Quiescent Device Current, I			5		50	100		250	500	μA		
Quiscon Barres aurenți.		_	10		250	500						
Output Voltage	0.5	_	5	_	0	0.05		0	0.05			
Low Level, VOL	0, 10	_	10		0	0.05	_		_	V		
High Level, VOH	0, 5	_	5	4.95	5	_	4.95	5	_	\ \		
riigii zovol, von	0, 10	_	10	9.95	10				_			
Input Voltage	_	0.5, 4.5	5	_	_	1.5	_		1.5			
Low Level, VIL	_	1.9	10	_	_	3	_	_	-	l		
High Level, V _{IH}	_	0.5, 4.5	5	3.5	_	_	3.5	I –	_	V		
High Level, VIH	_	1.9	10	7	_	_	_	_				
Output Drive Current	0, 5	0.4	5	1.8	2.2	_	1.8	2.2	_			
N-Channel (Sink) I _D N	0, 10	0.5	10	3.6	4.5	_	_	_	_	1		
P-Channel (Source), InP	0, 5	4.6	5	- 0.9	- 1.1	_	- 0.9	- 1.1	_	m/		
P-Channel (Source), IDP	0, 10	9.5	10	- 1.8	- 2.2	_		_	_			
Input Leakage, III , IIH	Any Input		5, 10	_	± 0.1	± 1	_	± 0.1	± 1	μıA		
3-State Output Leakage	0, 5	0, 5	5	_	± 0.2	± 2	_	± 0.2	± 2			
Current IOUT	0, 10	0, 10	10	_	± 0.2	± 2	†		_	μA		
DYNAMIC ELECTRICAL CHARACTERIST			Vnn ± 5%;	t _r , t _f = 10n	s, C _I = 50	pF, R ₁ = 2	00ΚΩ					
Read Operation	<u> </u>				<u> </u>	<u> </u>						
Access Time From		_	5	_	400	710		400	710			
Address Change, tAA	_		10	_	200	320	_	_	_	ns		
Access Time From			5	_	300	710		300	710			
Chip Select, t _{AC} ²	_		10	_	150	320	_	_	_	ns		
Output Active From			5		300	710		300	710	 		
MRD, t _{AM} ²	-		10	_	150	320	t		<u> </u>	ns		
Write Operation			10	L	100	JOEO	1			J		
			5	390	200	I _	390	200	_			
Write Pulse Width, t _{WW}	-		10	180	150		390		+	ns		
		_	5	390	100	-	390	100		 		
Data Setup Time, t _{DS}	_		10	180	50		390	-	 _	ns		
			5	70	40		70	40	 	-		
Data Hold Time, t _{DH}	_		10	35	20	 	70	40	 	ns		
			5		210	+	425	210		 		
Chip Select Setup Time, t _{CS}	-		+	425 215			425	210		ns		
	1		10		110							
			5	640	500		640	500		ns		
Address Setup Time, t _{AS}	_		10	000				-	_			
Address Setup Time, t _{AS}	_		10	390	300			100		1		
Address Setup Time, t _{AS}		_	5		100			100		ns		
Address Hold Time, t _{AH}			5 10	_	100 50	=				ns		
		_	5		100					ns mW		


^{2.} t_{AC} and t_{AM} are given as minimum times for valid data outputs. Longer times will initiate an earlier but invalid input.

TIMING DIAGRAMS H 1824/1824C





Write Operation



The dynamic characteristic table and the above timing diagrams represent maximum performance capability of the 1824. When used in direct system interface with the 1802A microprocessor, the timing relation will be determined by the clock frequency and timing signal generation of the microprocessor. In the latter case the following general timing conditions hold.

$$t_{WW} = 2t_{C}$$
 $t_{AH} = 1.0t_{C}$ $t_{AS} = 4.5t_{C}$


 $t_{DH} = 1.0t_{C}$ Data transfers from 1802A to Memory

 $t_{DS} = 5.5t_{C}$

MRD occurs one clock period (t_C) earlier than address bus MA 0-MA 7 t_C = 1/1802A clock frequency


DATA RETENTION CHARACTERISTICS at Ta - 40 to + 95°C

			18	24	182	24C		
CHARACTERISTICS	CONDITIONS	(V)	Min.	Max.	Min.	Max.	UNITS	
Data Retention Voltage, VDR		_	2.5		2.5	_	٧	
Data Retention Quiescent Current, IDD	V _{DR} = 2.5V	_		50	_	250	μА	
Chip Deselect to Data Retention Time, tCDR	V _{DR} = 2.5V	5 10	600 300	_	600 —	_	ns	
Recovery to Normal Operation Time, t _{RC}	V _{DR} = 2.5V	5 10	600 300	_	600	_		



Low VDD data retention waveforms and timing diagram.

SYSTEM INTERCONNECT



^{*}Chip select may be derived through (1) address decode, (2) CEO signal from ROM, or (3) always enabled (GND) per system requirements.

For a microprocessor system requiring a minimal amount of writable storage, the 1824 can be used as an adequate scratch pad memory and as stack storage for a wide range of control applications. No additional interface elements are required.

SIGNAL DESCRIPTION

MA 0-MA 4: These five input address lines select one of 32 eight bit words. They are statically decoded on the chip to directly access the register array.

BUS 0-BUS 7: These eight bi-directional three state data lines form a data bus common with the 1802A microprocessor. Data is written into the RAM or read from the RAM through these lines.

MRD, MWR, CS: These three control signals determine chip selection bi-directional data control and operation of the chip when activated as follows:

MRD = Memory Read MWR = Memory Write

CS = Chip Select (allows memory expansion)

FUNCTION	cs	MRD	MWR	DATA LINES
Read	0	0	х	Output Mode
Write	0	1	0	Input Mode
Not Selected	1	×	X	High Impedance Mode
Standby	0	1	1	High Impedance Mode

Logic 1 = High Logic 0 = Low X = Don't CareNOTE: \overline{MRD} overrides \overline{MWR}

Information furnished by Hughes is believed to be accurate and reliable. However, no responsibility is assumed by Hughes for its use; nor for any infringements or patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Hughes.

HUGHES SOLID STATE PRODUCTS

500 Superior Avenue Newport Beach, CA 92663 Telephone (714) 759-2942 TWX: 910-596-1374 In Europe: Hughes Solid State Products Hughes International Service Co. Schmaedel Str. 22, 8000 Munich, Germany Telephone 49-89-834. 7088 Telex: 5213856 HSPD

Printed in U.S.A. 12/83 Supersedes Previous Data 1800 CMOS Microprocessor Family Static ROM

512 x 8 Static ROM - 1831 1024 x 8 Static ROM - 1833

DESCRIPTION

Hughes' 1831 and 1833 are static CMOS Mask Programmable Read Only Memories. The 1831 and 1833 respond to a 16-bit address time multiplexed on the 8 address lines (MA 0-MA 7).

The eight most significant address lines are latched on chip by the clock input. This address may be decoded by a mask option to allow the 1831 to operate in any 512 word area, and the 1833 in any 1024 word area within the 65,536 byte memory space. In addition, three chip select signals may be decoded for simplified system interfacing. The Chip Enable Output (CEO) is activiated when the chip is selected and can be used as a disable control for the small RAM memory systems. Data is accessed from the memory by decoding the Address inputs and enabled on the data bus by the two Chip Selects (CS 2 and CS 1), the Memory Read (MRD) and the upper address decode. The CEI signal may be used as an additional control of the ROM selected output signal, CEO, on the 1833.

The 1831 and 1833 operate over a 4-10.5 voltage range while the 1831C and 1833C operate over a 4-6.5 voltage range. The ROMs are available in a 24 lead hermetic dual-in-line ceramic package (D suffix), plastic package (P suffix), cerdip (Y suffix) or leadless chip carrier (L suffix). Devices in chip form (H suffix) are available upon request.

FEATURES

- Static Silicon Gate CMOS Circuitry
- Interfaces Directly with 1802A Microprocessor without Additional Components
- Access Time 850ns Typical at V_{DD} = 5V 350ns Typical at V_{DD} = 10V


- Single Voltage Supply
- · Low Quiescent and Operating Power
- Static No Clocks Required
- Chip Select and Address Location Within 64K Memory Space, Mask Programmable

FUNCTIONAL DIAGRAM

MA 7 → BUS 7 16 MA 6 → BUS 6 15 MA 5 BUS 5 **ADDRESS** 14 MA 4 LATCHES. 13 MA3 STORAGE → BUS 3 OUTPUT **BUFFER &** 11 MA 2 → BUS 2 ARRAY **BUFFERS** DECODER 10 → BUS 1 MA 1 MA 0 BUS 0 23 CLOCK. (TPA) BANK MRD_ SELECT 20 - CEO CS 2 -DECODE * CEI 22 CS 1 -

V_{DD} = 24 V_{DD} = 12

* No Connection on 1831



Operating Temperature Range (T _A) Ceramic Package55 to +125°C Plastic Package40 to +85°C
DC Supply-Voltage Range (VDD)
(All voltage values referenced to VSS terminal)
1831/1833
1831C/1833C
Storage Temperature Range (T_{stg}) $-65 \text{ to } +150^{\circ}\text{C}$

NOTE: Operating the device above the "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

OPERATING CONDITIONS at TA = Full Package Temperature Range Unless Otherwise Specified.

	CONDITIONS				LIM	ITS			-	
CHARACTERISTICS	V _{DD}	18	31	18	31C	18	133	183	33C	UNITS
	(V)	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Supply Voltage Range (At T _A = Full Package Temperature Range)	_	4	10.5	4	6.5	0	10.5	4	6.5	V
Recommended Input Voltage Range	_	٧ss	V _{DD}	Vss	V _{DD}	VSS	V _{DD}	VSS	v_{DD}	V
Clock Pulse Width (TPA), tpaw	5	200	_	200	_	200	_	200		ns
Clock Fallo Width (1171), 17AVV	10	70	_	_	_	70	_	-	_	
Address Setup Time, tas	5	50	-	50	_	75	_	75		ns
, and the second	10	25	_	_	-	40	_			
Address Hold Time, tah	5	150	_	150	_	100	_	100		ns
Tradition from the April	10	75	_	_		50		_	_	

ELECTRICAL CHARACTERISTICS at T_A = -40 to +85°C, V_{DD} = \pm 5% except as noted

	CONDI	TIONS		1831			1831C		1833			1833C			
CHARACTERISTICS	ν _Ο (۷)	V _{DD} (V)	Min.	Тур.*	Max.	Min.	Тур.*	Max.	Min.	Тур.*	Max.	Min.	Тур.*	Max.	UNITS
STATIC															
Quiescent Device Current, II	_	5	_	0.01	50	_	0.02	200		0.01	50	_	0.02	200	μA
	_	10	_	1	200	-	_	-	_	1	200	_		_	
Output Drive Current,	0.4	5	0.55	_	_	0.55	_	_	0.8	_	_	0.8		_	
N-Channel (Sink), I _D N	0.5	10	1.3	_	_	_	-	_	1.8	_	_		_	_	mA
P-Channel (Source), InP	4.6	5	- 0.35	_	-	0.35	_	_	-0.8		_	- 0.8		_	
	9.5	10	- 0.65	_	_		_	_	- 1.8	_	_	_	_	_	
Output Voltage	_	5	_	0	0.05	_	0	0.05		0	0.05	_	0	0.05	V
Low Level, VOL	_	10	-	0	0.05	-	-	-	-	0	0.05	_	_	_	V
Output Voltage	_	5	4.95	5	_	4.95	5	_	4.95	5	_	4.95	5	_	V
High Level, VOH	_	10	9.95	10	-	-	-	_	9.95	10	-	-	-	-	V
Input Leakage Current,	_	5	-	-	± 1	-	_	±1	_	_	±1	_		±1	
lit, lih	_	10	_	-	±1	-	_	_	_	-	± 1	_	_	-	μA
3-State Output Leakage	0,5	5	-	-	± 1	-	-	±1	_	-	± 1	_	Ī -	±1	
Current, IOUT	0,10	10	_	_	±1	_	_	_	_	-	± 1	-	-	_	μA


^{*} Typical values are for $T_A = 25$ °C and nominal V_{DD}

ELECTRICAL CHARACTERISTICS, Cont.

H 1831/1833

CHARACTERISTICS	CONDI	TIONS		1831	: 1		1831C			1833]	
	V _O (V)	V _{DD} (V)	Min.	Тур.•	Max.	Min.	Typ.*	Max.	Min.	Тур.*	Max.	Min.	Тур.*	Max.	UNITS
DYNAMIC: t _f , t _f = 10ns, C _L = 50pF, i	RL = 200	ΚΩ													
Access Time From Address	-	5	_	850	1000	_	850	1000	_	650	775	-	650	775	
Change, tAA	_	10	_	350	400	-	-	_	_	350	425	-	-	-	ns
Access Time From Chip	_	5	_	700	800	-	700	800	_	500	625	_	500	625	
Select, tACS	_	10	-	250	300	-	-	_	_	275	310	-	-	_	ns
CEO From Address	_	5	_	500	600	-	500	600	-	120	170	-	120	170	
Change, t _{CA}	_	10	-	200	250	-	_	-	_	70	100	_	_	-	ns
Bus Contention Delay,	_	5	_	200	350	-	200	350	_	220	270	-	220	270	
t _D	_	10	_	100	150	-	_	-	_	130	150	-	-	-	ns
Daisy Chain Delay,	_	5	_	-	_	_	_	_	_	200	250	_	200	250	
^t IO	-	10	_	-	-	-	-	-	-	100	150	-	-	-	ns
Read Delay,	_	5	_	300	500	_	300	500	_	400	500	_	400	500	
tMRD.	-	10	-	100	150	-	-	-	-	200	275	_	-	-	ns
Chip Select Delay,		5		600	750		600	750	_	250	320		250	320	
tcs	-	10	-	200	300	-	-	-	-	125	180	-	-	-	ns
Chip Enable Output Delay	_	5	_	400	500	-	400	500	_	200	250	_	200	250	
Time From CS, t _{CO}	-	10	-	200	250	-	-	-	-	100	150	_	-	_	ns
Power Dissipation, PD		5		15	_		15	_		30	_	_	30		
Cycle time = 2.5 µs	_	10	-	60	_	-	T -	-	-	120	_	_	_	_	mW


^{*} Typical values are for $T_A = 25$ °C and nominal V_{DD}



The dynamic characteristic table and the above timing diagrams represent maximum performance capability of the 1831/1833. When used in direct system interface with the 1802A microprocessor, the timing relation will be determined by the clock frequency and timing signal generation of the microprocessor. In the latter case the following general timing conditions hold: $t_{AH} = 0.5t_{C}$

 $tPAW = 1.0t_{C}$

MRD occurs one clock period ($t_{\rm C}$) earlier than address bus MA0 - MA7. $t_{\rm C}=1/1802A$ clock frequency.



SIGNAL DESCRIPTION

MA0 – MA7: High order byte of a 16-bit memory address appears on the memory address lines (MA0–MA7) first. Those bits required by the memory system are strobed into internal address latches by Clock (TPA) input. The low order byte of 16-bit address appears on the address lines after the termination of TPA.

BUS0 — **BUS7**: These eight bi-directional three state data lines form a common bus with the 1802A microprocessor.

CLOCK (TPA): A timing signal from 1802A microprocessor (trailing edge of TPA) is used to latch the high order byte of the 16-bit memory address. The polarity of TPA is user mask programmable.

CS1, CS2, MRD: Chip Select and Memory Read (output enable) signals. The polarity of the chip select signals are user mask programmable.

CEO, **CEI**: Chip Enable Output signal (CEO) is high when either the chip is selected or CEI is high (1833 only). CEO and CEI can be connected in daisy chain operation between several ROMs to control selection of RAM chips in a microprocessor system without additional components. The polarity of CEI is user mask programmable in the 1833.

ORDERING INFORMATION

Contact Hughes for prices and other information relating to ROMs. ROM order forms and instructions concerning means of data conveyance are available from Hughes Solid State Products or Hughes' Representatives.

Information furnished by Hughes is believed to be accurate and reliable. However, no responsibility is assumed by Hughes for its use; nor for any infringements or patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Hughes.

HUGHES SOLID STATE PRODUCTS

500 Superior Avenue Newport Beach, CA 92663 Telephone (714) 759-2942 TWX: 910-596-1374 In Europe: Hughes Solid State Products Hughes International Service Co. Schmaedel Str. 22, 8000 Munich, Germany Telephone: 49-89-834, 7088 Telex: 5213856 HSPD

Printed in U.S.A. Rev. N/C; 5/83* Supersedes Previous Data

1800 CMOS Microprocessor Family Static ROM

512x8 Static ROM - 1832 1024x8 Static ROM - 1834

DESCRIPTION

Hughes' 1832 and 1834 are static CMOS Mask Programmable Read Only Memories. When an address is presented on lines MA 0-MA 8 (1832) or MA 0-MA 9 (1834) the decoded word location is accessed and presented to the output sense amplifiers. This 8-bit word is enabled onto the lines by the CS signal in the 1832, or the CS 1 and CS 2 signals in the 1834, which can be used for memory expansion. The 1832 is a pin-for-pin compatible replacement for the 2704/8704 PROMs while the 1834 is a pin-for-pin compatible replacement for the 2708 PROM or 2308 ROM.


The 1832 and 1834 operate over a 4-10.5 voltage range while the 1832C and 1834C operate over a 4-6.5 voltage range. The ROMs are available in a 24 lead hermetic dual-in-line ceramic package (D suffix), plastic package (P suffix), cerdip (Y suffix) or leadless chip carrier (L suffix). Devices in chip form (H suffix) are available upon request.

FEATURES

- Static Silicon Gate CMOS Circuitry
- Compatible with 1802A microprocessor at maximum speed
- Access Time 1832 850ns Typical at $V_{DD} = 5V$ 400ns Typical at $V_{DD} = 10V$
- Access Time 1834 575ns Typical at $V_{DD} = 5V$ 350ns Typical at $V_{DD} = 10V$

- Single Voltage Supply
- Low Quiescent and Operating Power
- Static No Clocks Required
- Functional Replacement for Industry Standard 2704 (512 x 8) PROM or 2708 (1024 x 8) PROM

FUNCTIONAL DIAGRAM



Operating Temperature Range (TA)
Ceramic Package55 to + 125°C
Plastic Package 40 to + 85°C
DC Supply-Voltage Range (VDD)
(All voltage values referenced to VSS terminal)
1832/1834
1832C/1834C − 0.5 to + 7V
Storage Temperature Range (Tstq)65 to + 150°C

NOTE: Operating the device above the "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

OPERATING CONDITIONS at TA = Full package temperature range unless otherwise specified

	CONDITIONS				LIN						
CHARACTERISTICS	VDD	18	1832		1832C		1832C 1834 1834C		1834C		UNITS
	(v)	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.		
STATIC											
Supply Voltage Range (At T _A = Full Package Temperature Range)	_	4	10.5	4	6.5	4	10.5	4	6.5	V	
Recommended Input Voltage Range	-	V _{SS}	V _{DD}	Vss	V _{DD}	VSS	V _{DD}	VSS	V _{DD}	V	


ELECTRICAL CHARACTERISTICS at $T_A = -40$ to +85°C, $V_{DD} = \pm 5\%$ except as noted

CHARACTERISTICS	COND	TIONS		1832			1832C			1834				UNITS	
CHARACTERISTICS	Vo (V)	V _{DD} (V)	Min.	Typ.*	Max.	Min.	Typ.*	Max.	Min.	Тур.	Max.	Min.	Typ.	Max.	
STATIC															
Quiescent Device Current, IL	-	5 10	_	0.01	50 200	_	0.02	200	_	0.01	50 200	-	0.02	200	μА
Output Drive Current	0.4	5	0.55	-	_	0.55	_	_	0.8	-	-	0.8	_	_	
N-Channel (Sink), I _D N	0.5	10	1.30	_	-	_	_	_	1.8	_	-	-	_	_	mA
P-Channel (Source), InP	4.6	5	- 0.35	-	_	- 0.35	_	-	-0.8	_	-	- 0.8	_	-	1 ''''
r-Chamer (Source), 1DF	9.5	10	-0.65	_	_	_	_	_	- 1.8	_	_			_	
Output Voltage	_	5	-	0	0.05	_	0	0.05	_	0	0.05	_	0	0.05	V
Low Level, VOL	_	10	-	0	0.05	-	-	-	-	0	0.05	_	-	-	
Output Voltage	_	5	4.95	5	_	4.95	5	_	4.95	5	_	4.95	5	-	V
High Level, V _{OH}	_	10	9.95	10	_	_	-	-	9.95	10	-	-	_	-	
Input Leakage Current	_	5	_	-	±1	-	_	±1	-	_	±1	-	_	±1	μA
IIL, IIH	_	10	_	_	±1	_	-	-	-	-	±1	-	-	-	[
3 State Ouput Leakage	0,5	5	_	-	±1	_	_	± 1	_	_	±1	-	_	±1	μA
Current, IOUT	0,10	10	_	_	±1	-	-	-	_	-	±1	-	_	-	
DYNAMIC: t _r , t _f = 10ns, C _L = 50pF, R _L	= 200 K	Ω												-	
Access Time From Address	Τ-	5	_	850	1000	_	850	1000	_	575	750	_	575	750	ns
Change, tAA	_	10	_	400	500	_	_	-	-	350	425	-	_	-	
Access Time From Chip	T -	5	_	400	550	_	400	550	_	600	700	-	600	700	ns
Select, tAC	_	10	_	200	250	-	_	_	-	325	410	-	-	-	
Chip Select Delay, tos	-	5	_	200	250	_	200	250	-	480	580	-	480	580	ns
omp defect belay, tCS	_	10	_	100	130	_	_		-	250	340	-	_	_	
Power Dissipation, PD	_	5	_	15	_	_	15	_		30	_		30	_	mW
Cycle Time = 2.5 µs	-	10	_	60	_	_	_	_	_	120	-	-	_	-	


^{*} Typical values are for $T_A = 25$ °C and nominal V_{DD}

TIMING DIAGRAMS H 1832/1834

1832



1834




☑ INVALID OR DON'T CARE CONDITIONS

FUNCTIONAL OPERATION

These ROMs are completely static (no clocks are required). Decode of the input address selects a word from the storage array. The chip select signal enables the selected word to appear on the output bus line.

SYSTEM INTERCONNECT



SIGNAL DESCRIPTION

MA0-MA9: These address lines, MA0-MA8 (1832) or MA0-MA9 (1834), select a decoded word.

BUS 0-BUS 7: These eight bi-directional three-state data lines form a common bus with the 1802A microprocessor.

 $\overline{\text{CS}}$, CS1, CS2: These chip select signals are provided for memory expansion. Outputs are enabled when $\overline{\text{CS}} = 0$ in the 1832, while the polarity of CS1 and CS2 are user mask programmable in the 1834.

ORDERING INFORMATION

Contact Hughes for prices and other information relating to the ROMs. ROM order forms and instructions concerning means of data conveyance are available from Hughes Solid State Products or Hughes' representative.

Information furnished by Hughes is believed to be accurate and reliable. However, no responsibility is assumed by Hughes for its use; nor for any infringements or patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Hughes.

HUGHES

SOLID STATE PRODUCTS

500 Superior Avenue Newport Beach, CA 92663 Telephone (714) 759-2942 TWX: 910-596-1374 In Europe: Hughes Solid State Products Hughes International Service Co. Schmaedel Str. 22, 8000 Munich, Germany Telephone: 49-89-834. 7088 Telex: 5213856 HSPD

Printed in U.S.A. Rev. N/C 6/83 Supersedes Previous Data

HUGHES SOLID STATE PRODUCTS

1800 CMOS Microprocessor Family 2048 x 8 Static ROM

2048 x 8 Static ROM-1835

DESCRIPTION

Hughes' 1835 is a static CMOS Mask Programmable Read Only memory. The 1835 responds to a 16 bit address time multiplexed on the eight address lines (MA 0-MA 7). The eight most significant address lines are latched on chip by the Clock input's negative transition. This address may be decoded by mask option to allow the 1835 to operate in any 2048 byte area within the 65,636 byte memory space. In addition, three chip select signals may be decoded for simplified system interfacing. The Chip Enable Output (CEO) is activated when the chip is selected and can be used as a disable control for small memory systems. The CEI signal may be used as an additional control of the ROM selected output signal, CEO. Data is accessed from memory by decoding the Address inputs and enabled on the data bus by the two Chip Selects (CS 2 and CS 1), the Memory Read (MRD) and the upper address decode. The polarity of the CS 2 and CS 1 signals are mask programmable.


The 1835 operates over a 4-10.5 voltage range while the 1835C operates over a 4-6.5 voltage range. The ROMs are available in a 24 lead hermetic dual-in-line ceramic package (D suffix), plastic package (P suffix), cerdip (Y suffix) or leadless chip carrier (L suffix). Devices in chip form (H suffix) are available upon request.


FEATURES

- Static CMOS Circuitry
- Interfaces Directly with 1802A Microprocessor without Additional Components
- Access Time 900ns Typical at VDD = 5V 500ns Typical at VDD = 10V

- Single Voltage
- Low Quiescent and Operating Power
- No Clocks Required
- Chip Select and Address Location within 64K Memory Space, Optionally Programmable

FUNCTIONAL DIAGRAM





Operating Temperature Range (TA)
Ceramic Package – 55 to + 125°C
Plastic Package 40 to + 85°C
DC Supply-Voltage Range (VDD)
(All voltage values referenced to VSS terminal)
1835 — 0.5 to + 11 Volts
1835C — 0.5 to + 7 Volts
Storage Temperature Range (T _{Stg}) – 65 to + 150°C

Note: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

OPERATING CONDITIONS at TA = Full Package Temperature Range Unless Otherwise Specified

	CONDITIONS			LIN	IITS			
CHARACTERISTICS	V _{DD}		183	5	18	35C		UNITS
	(V)	Min.	Тур.	Max.	Min.	Тур.	Max.	
Supply Voltage Range (At TA = full Package Temperature Range	_	4	_	10.5	4		6.5	V
Recommended Input Voltage Range	_	Vss	_	V _{DD}	VSS	_	V _{DD}	٧
Clock Pulse Width (TPA), tpaw	5		_	_	300	_	_	ns
Significant (1779), IFAVV	10	150	_	_	_	_	_	
Address Setup Time, tAS	5	300	_	_	300	_	_	ns
ridarese celap rime, igg	10	150	_	_	_	_	_	,,,,
Address Hold Time, tAH	5	0	_	_	0	_	_	ns
7.00.000 (iiii), 74H	10	0	-	_	_	_	_	


ELECTRICAL CHARACTERISTICS at $T_A = +25$ °C, $V_{DD} = \pm 5\%$ except as noted.


	COND	ITIONS			LIM	IITS			100
CHARACTERISTICS	JONE		1835			18	35C		UNITS
	V _O (V)	V _{DD}	Min.	Тур.	Max.	Min.	Тур.	Max.	UNITE
STATIC						4			
Quiescent Device Current, IQ	_	5	_	1	100	_	1	100	μA
adiocociii Borioc Garreni, Ia	_	10	_	10	400	_	_	400	μίν
Input Voltage Low Level, VII	_	5	_	_	1.25	_	_	1.25	V
3	_	10	_	_	2.5	_	_	-	v
Input Voltage High Level, VIH	-	5	3.75	_	_	3.75	_	_	V
mpat voltage riigii Eevel, vin	_	10	7.5		_	_	_	_	•
Output (Sink) Current, IOL	0.4	5	2	_	_	1.6	_	_	mA
	0.4	10	4	_	_	_	_	_	
Output (Source) Current, IOH	4.5	5	2	_	_	1.6	_	-	mA
	9.5	10	4	_	_		_	_	
Input Leakage Current, IIL, IIH	0	5 10	_	± 1 ± 1	± 5 ± 10	_	<u>+</u> 1	5	μA
3 State Output Leakage Current, IOUT	0, 5 0, 10	5 10	_	± 1 ± 1	<u>+</u> 1 + 2	_	<u>+ 1</u> _	± 10 —	μА

ELECTRICAL CHARACTERISTICS, cont.

	COND	ITIONS			LIM	IITS			
CHARACTERISTICS	COME			1835			1835C		
	V _O (V)	(V)	Min.	Тур.	Max.	Min.	Тур.	Max.	UNITS
DYNAMIC: t _r , t _f = 10 ns, C _L = 50 pF					<u> </u>				
Power Supply Current, IDD (Chip Selected 400 KHz)	_	5 10	_	3 10	_	_	3.5 —	_	mA
CEO from Address Change, t _{CA}	_	5 10	_	_	325 200	_	_	325	ns
Daisy Chain Delay, t _{IO}	_	5 10	_	_	150 100	_	_	150 —	ns
Read Delay, tMRD	_	5 10	_	_	200 100	_	_	200 —	ns
Chip Select Delay, t _{CS}	_	5 10	_	_	250 125	_	_	250 —	ns
Access Time from Chip Select, tACS	_	5 10	_	=	325 175	_	_	325 —	ns
Access Time From Address Change, tAA	_	5 10	_	900 500	1300 800	_	900	1300	ns


TIMING DIAGRAM





"Daisy Chaining" with CEI inputs and CEO outputs is used to avoid memory conflicts between ROM and RAM in a user system. In the above configuration, if ROM #1 was masked-programmed for memory locations 0000-3FF₁₆ and ROM #2 masked-programmed for memory locations 0400-07FF₁₆ for addresses from 0000-07FF₁₆ the RAM would be disabled and the ROM enabled. For locations above 07FF₁₆ the ROM s would be disabled and RAM enabled.

SYSTEM INTERCONNECT



SIGNAL DESCRIPTION

MA 0-MA 7 — Under 1802A control the high order byte of a 16-bit memory address appears on the memory address lines, MA 0—MA 7, first. Three bits required by the ROM Address Decodes are strobed into internal address latches by Clock (TPA) input. The low order byte of 16 bit address appears on the address lines after the termination of TPA.

BUS 0-BUS 7: These eight bi-directional three state data lines form a common bus with the 1802A microprocessor.

CLK (TPA): A timing signal from 1802A microprocessor (trailing edge of TPA) is used to latch the high order byte of the 16 bit memory address.

CS 1, CS 2, MRD: Chip select and memory read (output enable) signals. The polarity of the CS 1 and CS 2 signals are user mask programmable.

CEO, **CEI**: Chip Enable Output (CEO) signal is high when either the chip is selected or CEI is high. CEO and CEI can be connected in daisy chain operation between several ROMs to control selection of RAM chips in a microprocessor system without additional components.

ORDERING INFORMATION

Contact Hughes for price and other information relating to ROMs. ROM order forms and instructions concerning means of data conveyance are available from Hughes Solid State Products or Hughes' representatives.

Information furnished by Hughes is believed to be accurate and reliable. However, no responsibility is assumed by Hughes for its use; nor for any infringements or patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Hughes.

HUGHES SOLID STATE PRODUCTS

500 Superior Avenue Newport Beach, CA 92663 Telephone (714) 759-2942 TWX: 910-596-1374 In Europe: Hughes Solid State Products Hughes International Service Co. Schmaedel Str. 22, 8000 Munich, Germany Telephone 49-89-834. 7088 Telex: 5213856 HSPD

Printed in U.S.A. 6/83 Supersedes Previous Data

HUGHES SOLID STATE PRODUCTS

1800 CMOS Microprocessor Family 4096 x 8 Static ROM

4096 x 8 Static ROM - 1837

DESCRIPTION

Hughes' 1837 is a static CMOS Mask Programmable Read Only Memory organized as 4096 x 8. No clocks are required. The 1837 responds to a 16 bit address time multiplexed on the eight address lines (MA 0 - MA 7).

The most significant address lines are latched on chip by the Clock input's negative transition. This address may be decoded by mask option to allow the 1837 to operate in any 4096 byte area within the 65,636 byte memory space. In addition, three chip select signals may be decoded for simplified system interfacing. The Chip Enable Output (CEO) is activated when the chip is selected and can be used as a disable control for small memory systems. The CEI signal may be used as an additional control of the ROM selected output signal, CEO. Data is accessed from memory by decoding the Address inputs and enabled on the data bus by the two Chip Selects (CS 2 and CS 1), the Memory Read (MRD) and the upper address decode.


The 1837 operates over a 4-10.5 voltage range while the 1837C operates over a 4-6.5 voltage range. The ROMs are available in a 24 lead hermetic dual-in-line ceramic package (D suffix), plastic package (P suffix), cerdip (Y suffix) or leadless chip carrier (L suffix). Devices in chip form (H suffix) are available upon request.


FEATURES

- Static CMOS Circuitry
- Interfaces Directly with 1802A Microprocessor without Additional Components
- Access Time
 750ns Typical at VDD = 5V
 450ns Typical at VDD = 10V

- Single Voltage Supply
- Low Quiescent and Operating Power
- No Clocks Required
- Chip Select and Address Location within 64K Memory Space, Optionally Programmable

FUNCTIONAL DIAGRAM





Operating Temperature Range (TA) Ceramic Package
DC Supply-Voltage Range (VDD) (All voltage values referenced to VSS terminal)
1837
1837C
Storage Temperature Range (T _{Stq})65 to +150°C

NOTE: Operating the device above the "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

OPERATING CONDITIONS at TA = Full Package Temperature Range Unless Otherwise Specified

	CONDITIONS			LIN	LIMITS		2.830		
CHARACTERISTICS	V _{DD}	1837				UNITS			
	(V)	Min.	Тур.	Max.	Min.	Тур.	Max.		
Supply Voltage Range (At T _A = Full Package Temperature Range	_	4	_	10.5	4	_	6.5	٧	
Recommended Input Voltage Range	-	V _{SS}	_	VDD	Vss	_	VDD	V	
Clock Pulse Width (TPA), tpaw	5	300	_	_	300	_	_	ns	
(,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	10	150	l –	_	_	I -	-		
Address Setup Time, tAS	5	300	I -	_	300	-	-	ns	
The state of the s	10	150	_	_	_	-	_		
Address Hold Time, tah	5	0	_	_	0	_	_	ns	
All the second s	10	0	T -	_		_	_	113	

ELECTRICAL CHARACTERISTICS at $T_A = +25$ °C, $V_{DD} = \pm 5$ % except as noted.


					LIN	IITS			
CHARACTERISTICS	COND	CONDITIONS		1837			1837C		
	(v)	V _{DD} (V)	Min.	Тур.	Max.	Min.	Тур.	Max.	UNITS
STATIC									
Quiescent Device Current, IQ		5	_	1	50	_	1	50	μA
	_	10	_	1	100	_	_	_	
Input Voltage Low Level, VIL	_	5	_	_	1.25	_	_	1.25	V
mpat vertage zerr zever, vic	_	10	_	_	3	_	_	_	
Input Voltage High Level, VIH	_	5	3.75	_	_	3.75	_	_	V
mpat voltage riigii 2010i, viji	_	10	7	_	_	_	_	_	•
Output (Sink) Current, IOI	0.4	5	2.2	_	_	2.2	_	-	mA
catput (cimi, carrent, lot	0.4	10	4.4	_	_	_	-	_	IIIA
Output (Source) Current, IOH	4.5	5	– 1.6	_	_	-1.6	_	_	mA
	9.5	10	-3.2	_	_	_	_	-	шА
Input Leakage Current	0	5	_	±1	±2	_	±1	±2	μА
IIL, IIH	0	10	_	±1	±12	_	_	_	
3 State Output Leakage Current, IOUT	0,5 0,10	5 10	_	±1 ±1	±12 ±2	_	±1 -	±12 -	μA

ELECTRICAL CHARACTERISTICS, Cont.

H 1837


					LIM	ITS					
CHARACTERISTICS	COND	ITIONS	1837			1837C			UNITS		
OTALIA OTE LIIOTIO	V _O (V)	V _{DD} (V)	Min.	Тур.	Max.	Min.	Тур.	Max.			
DYNAMIC: t_r , $t_f = 10$ ns, $C_L = 50pF$											
Power Supply Current, IDD (Chip Selected 400 KHz)	_	5 10	_	4 10	_	_	4	_	mA		
CEO from Address Change, t _{CA}	_	5 10	_	=	325 200	_	_	325 —	ns		
Daisy Chain Delay, t _{IO}	_	5 10	_	=	150 100	_	_	150	ns		
Read Delay, tMRD	_	5 10	_	_	200 100	_	_	200	ns		
Chip Select Delay, t _{CS}	_	5 10	_	=	250 125	_	_	250 —	ns		
Access Time from Chip Select, tACS	=	5 10		=	325 175	_	_	325	ns		
Access Time from Address Change, tAA	=	5 10	_	750 450	1000 600	_	750 —	1000	ns		

TIMING DIAGRAM



"Daisy Chaining" with CEI inputs and CEO outputs is used to avoid memory conflicts between the ROM and RAM in the user's system. In the above configuration, if ROM Number 1 was masked programmed for memory locations 0000-0FFF16; and the ROM Number 2 masked programmed for memory locations 1000-1FFF16; for addresses from 0000-1FFF16, the RAM would be disabled and the ROM enabled. For locations above 1FFF16 the ROMs would be ROM disabled and the RAM enabled.

SYSTEM INTERCONNECT



SIGNAL DESCRIPTION

MA 0 — MA 7: Under 1802A control, the high order byte of a 16 bit memory address appears first on the memory address lines (MA 0—MA 7). Three bits required by the ROM Address Decodes are strobed into the internal address latches by the Clock (TPA) input. The low order byte of the 16 bit address appears on the address lines after the termination of TPA.

BUS 0 — **BUS 7**: These eight bi-directional three state data lines form a common bus with the 1802A microprocessor.

CLOCK (TPA): A timing signal from the 1802A microprocessor (trailing edge of TPA) is used to latch the high order byte of the 16 bit memory address.

CS 1, CS 2, MRD: The Chip Select and Memory Read (output enable) signals. The polarity of the CS 1 and CS 2 signals are user mask programmable.

CEO, CEI: Chip Enable Output (CEO) signal is high when either the chip is selected or CEI is high. CEO and CEI can be connected in a daisy chain operation between several ROMs to control the selection of RAM chips in a microprocessor system without additional components.

ORDERING INFORMATION

Contact Hughes for price and other information relating to ROMs. ROM order forms and instructions concerning means of data conveyance are available from Hughes Solid State Products or a Hughes' Representative.

Information furnished by Hughes is believed to be accurate and reliable. However, no responsibility is assumed by Hughes for its use; nor for any infringements or patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Hughes.

HUGHES SOLID STATE PRODUCTS

500 Superior Avenue Newport Beach, CA 92663 Telephone (714) 759-2942 TWX: 910-596-1374 In Europe: Hughes Solid State Products Hughes International Service Co. Schmaedel Str. 22, 8000 Munich, Germany Telephone: 49-89-834, 7088 Telex: 5213856 HSPD

Printed in U.S.A. Rev. N/C 6/83 Supersedes Previous Data

2048 x 8 CMOS Static ROM

2048 x 8 Static ROM - 23C16C

DESCRIPTION

Hughes' 23C16C is a CMOS Mask Programmable Read Only Memory organized as 2048 x 8. The ROM circuit is static and updates its outputs when any address changes. Two chip selects are included which are programmed for polarity with the same mask that programs the data pattern.

When the chip is selected, the address present on lines MA 0-MA 10 accesses data which is presented to the output sense amplifiers. The eight-bit output word is enabled onto the data lines by the chip select signals, which can be used for memory expansion. The 23C16C is a pin compatible replacement for the 2716 PROM.


The 23C16C operates over a 4-6.5 voltage range. The ROM is supplied in a 24 lead hermetic dual-in-line ceramic package (D suffix), plastic package (P suffix), cerdip (Y suffix) or leadless chip carrier (L suffix). Devices in chip form (H suffix) are available upon request.

FEATURES

- Static CMOS Circuitry
- No Clocks are Required
- Compatible with 1802A Microprocessor at Maximum Speed
- Access Time 900ns Typical at V_{DD} = 5V

- Single Voltage Supply
- Low Quiescent and Operating Power
- Functional Replacement for Industry Standard Type 2716 (2048 x 8) PROM

FUNCTIONAL DIAGRAM



Storage Temperature Range (T_{stg}) – 65 to +150 °C
Operating Temperature Range (TA)
Ceramic Package
Plastic Package
DC Supply-Voltage Range (VDD)
(All voltage values referenced to VSS terminal)
23C16C – 0.5 to +7V

NOTE: Operating the device above the "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


OPERATING CONDITIONS at TA = Full Package Range Unless Otherwise Specified

	COND	ITIONS		LIMITS		2000
CHARACTERISTICS	Vo	VDD			1 12	UNITS
	(V)	(V)	Min.	Тур.	Max.	
Supply Voltage Range (At T _A = Full Package Temperature Range)			4	_	6.5	V
Recommended Input Voltage Range	_	_	V _{SS}	-	V _{DD}	V

ELECTRICAL CHARACTERISTICS at $T_A = 25$ °C, $V_{DD} = \pm 5$ % except as noted.

	COND	TIONS		LIMITS		
CHARACTERISTICS	Vo	VDD				UNITS
	(V)	(V)	Min.	Тур.	Max.	
STATIC						
Quiescent Device Current, IL	_	5	_	_	50	μΑ
Supply Current, IDD (400KHz Addresses)	_	5	_	_	5.75	mA
Output Drive Current, N-Channel (Sink), I _D N	0.5	5	2	_		mA
P-Channel (Source), IDP	4.5	5	2	_	_	mA
Output Voltage Low Level, VOL	_	5	_	0	0.05	V
Output Voltage High Level, VOH	_	5	4.95	5	_	V
Input Low Voltage VIL	0.5,4.5	5	_		1.25	v
Input High Voltage, VIH	0.5,4.5	5	3.75	_		V
Input Leakage Current IIL, IIH	0	5	_	±1	±1	μA
3 State Output Leakage Current, IOUT	0.5	5	_	±1	±2	μA
DYNAMIC: t _r , t _f = 10 ns, C _L = 50pF;	R _L = 200K	Ω				
Access Time From Address Change, tAA	_	5	_	900	1200	ns
Access Time From Chip Select, t _{AC}	_	5		330	425	ns

TIMING DIAGRAM H 23C16C




INVALID OR DON'T CARE CONDITIONS

FUNCTIONAL OPERATION

This ROM is completely static (no clocks required). Decode of the input address selects a word from the storage array. The chip select signal enables the selected word to appear on the output bus line. Address rise and fall times should be less than 500 nsec.

SYSTEM INTERCONNECT



SIGNAL DESCRIPTION

MA0 - MA10: These address lines select a byte location. MA10 is the high order address bit.

BUS0 — BUS7: These eight three-state data lines form a common bus with the microprocessor.

CS1, CS2: These chip select signals are provided for memory expansion. Outputs are enabled when CS 1 and CS 2 are active. Polarity of CS 1 and CS 2 are user mask programmable.

ORDERING INFORMATION

Contact Hughes for price and other information relating to ROMs. ROM order forms and instructions concerning means of data conveyance are available from Hughes Solid State Products or Hughes' representatives.

Information furnished by Hughes is believed to be accurate and reliable. However, no responsibility is assumed by Hughes for its use; nor for any infringements or patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Hughes.

HUGHES SOLID STATE PRODUCTS

COMPANY

500 Superior Avenue Newport Beach, CA 92663 Telephone (714) 759-2942 TWX: 910-596-1374 In Europe: Hughes Solid State Products Hughes International Service Co. Schmaedel Str. 22, 8000 Munich, Germany Telephone: 49-89-834. 7088 Telex: 5213856 HSPD

Printed in U.S.A. Rev. A; 5/83 Supersedes Previous Data

HUGHES | SOLID STATE PRODUCTS

4096 x 8 CMOS Static ROM

4096 x 8 Static ROM - 23C32C

DESCRIPTION

Hughes' 23C32C is a CMOS Mask Programmable Read Only Memory, organized as 4096 x 8. The ROM circuit is static and updates its outputs when any address changes. Two chip selects are included which are programmed for polarity with the same mask that programs the data pattern.

When the chip is selected (CS1 and CS2 are activated) the address present on lines MA0—MA11 accesses data which is presented to the output sense amplifiers. The 3-bit output word is enabled onto the data lines by the chip select signals, which can be used for memory expansion. The 23C32C is a pin compatible replacement for the 2732 PROM.

The 23C32C operates over a 4-6.5 voltage range. The ROM is available in a 24 lead hermetic dual-in-line ceramic package (D suffix), plastic package (P suffix), cerdip (Y suffix) or leadless chip carrier (L suffix). Devices in chip form (H suffix) are available upon request.


FEATURES

- Static CMOS Circuitry
- Functional Replacement for Industry Standard Type 2732 (4096 x 8) PROM
- Compatible with 1802A Microprocessor at Maximum Speed
- Access Time 750ns Typical at V_{DD} = 5V

- Single Voltage Supply
- Low Quiescent and Operating Power
- Very Low Standby Power Mode –
 Less than 10µa, controlled by CS 1

FUNCTIONAL DIAGRAM

ADDRESS CHANGE CIRCUIT BUFFERS HREE STATE DRIVERS DECODE MEMORY BUS 0-7 DECODE -ATCH MA 0-11 **ARRAY** 128 x 32 x 8 NPUT X DECODE CS1* -CS DECODER CS2* ENABLE



^{*} ACTIVE STATE IS MASK PROGRAMMABLE

ABOUTE MACHINEM TOTAL
Storage Temperature Range (T_{Stg}) -65 to $+150$ °C
Operating Temperature Range (TA)
Ceramic Package 55 to + 125 °C
Plastic Package 40 to + 85°C
DC Supply-Voltage Range (VDD)
(All voltage values referenced to VSS terminal)
23C32C

NOTE: Operating the device above the "Ab solute Maximum Ratings" may cause perma nent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections o this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


OPERATING CONDITIONS at TA = Full Package Range Unless Otherwise Specified

CHARACTERISTICS	COND	ITIONS		UNITS		
	v _O	VDD				
	(V)	(V)	Min.	Тур.	Max.	
Supply Voltage Range (At T _A = Full Package Temperature Range)	_	_	4	_	6.5	V
Recommended Input Voltage Range	_	_	Vss	_	V _{DD}	V

ELECTRICAL CHARACTERISTICS at T_A = 25°C, V_{DD} = ± 5 % except as noted.

CHARACTERISTICS	CONDI	TIONS		UNITS		
	v _O	V _{DD}				
	(V)	(V)	Min.	Тур.	Max.	
STATIC		-				
Quiescent Device Current, IL	_	5	_	1	100	μA
Supply Current, I _{DD} (400KHz Addresses)	_	5	-	_	4	mA
Output Drive Current: N-Channel (Sink), I _D N	0.5	5	2.2	_	_	mA
P-Channel (Source), IDP	4.5	5	2	_	_	mA
Output Voltage Low Level, VOL		5	_	0	0.05	V
Output Voltage High Level, VOH	-	5	4.95	5	_	V
Input Low Voltage VIL	0.5, 4.5	5	_	_	1.25	V
Input High Voltage, VIH	0.5, 4.5	5	3.75	_	_	V
Input Leakage Current, IIL, IIH	0	5		±1	±2	μА
3 State Ouput Leakage Current, IOUT	0, 5	5	_	±1	±2	μΑ
DYNAMIC: t_r , $t_f = 10$ ns, $C_L = 50pF$; R_L	= 200Κ Ω					
Access Time From Address Change, tAA	_	5	_	750	1000	ns
Access Time From Chip Select, tAC		5	_	330	425	ns

TIMING DIAGRAM H 23C32C




INVALID OR DON'T CARE CONDITIONS

FUNCTIONAL OPERATION

This ROM is completely static (no clocks required). Decode of the input address selects a word from the storage array. The chip select signal enables the selected word to appear on the output bus line. Address rise and fall times should be less than 500nsec.

TYPICAL SYSTEM INTERCONNECT



SIGNAL DESCRIPTION

MA0 – MA11: These address lines select a byte location. MA 11 is the high order address bit.

BUS0-BUS7: These eight three-state data lines form a common bus with the microprocessor.

CS1, CS2: These chip select signals are provided for memory expansion. Outputs are enabled when CS 1 and CS 2 are active. Polarity of CS 1 and CS 2 are user mask programmable.

ORDERING INFORMATION

Contact Hughes for price and other information relating to ROMs. ROM order forms and instructions concerning means of data conveyance are available from Hughes Solid State Products or Hughes' representatives.

Information furnished by Hughes is believed to be accurate and reliable. However, no responsibility is assumed by Hughes for its use; nor for any infringements or patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Hughes.

HUGHES SOLID STATE PRODUCTS

500 Superior Avenue Newport Beach, CA 92663 Telephone (714) 759-2942 TWX: 910-596-1374 In Europe: Hughes Solid State Products Hughes International Service Co. Schmaedel Str. 22, 8000 Munich, Germany Telephone: 49-89-834. 7088 Telex: 5213856 HSPD

Printed in U.S.A. Rev. A; 5/83 Supersedes Previous Data

CMOS Static ROM 8192 x 8

8192 x 8 Static ROM - HCMP 23C64C

DESCRIPTION

Hughes' 23C64C is a CMOS Mask Programmable Read Only Memory organized 8192 x 8. The ROM circuit is static and updates its outputs when any address changes. One chip select is included which is programmed for polarity with the same mask that programs the data pattern.


When the chip is selected (CS is activated) the address present on lines MA 0 - MA 12 accesses data which is presented to the output sense amplifiers. The 8-bit output word is enabled onto the data lines by the chip select signal which can be used for memory expansion.

The 23C64C operates over a 4-6.5 voltage range. The ROMs are available in a 24 lead hermetic dual-in-line ceramic package (D suffix), plastic package (P suffix), cerdip (Y suffix) or leadless chip carrier (L suffix). Devices in chip form (H suffix) are available upon request.

FEATURES

- Static CMOS Circuitry
- Access Time 300ns Typical at V_{DD} = 5V
- Compatible with Most Microprocessors at Maximum Speed
- Single Voltage Supply
- Low Quiescent and Operating Power Standby - 5µA typical Operating - 3mA typical

FUNCTIONAL DIAGRAM



- *ACTIVE STATE IS MASK PROGRAMMABLE
- **ADDRESS PLACEMENT IS USER SELECTABLE (MA 12 AND MA 11 ONLY).

Storage Temperature Range (T _{Stg})65 to +150°C
Operating Temperature Range (TA)
Ceramic Package – 55 to +125°C
Plastic Package – 40 to +85°C
DC Supply-Voltage Range (V _{DD})
(All voltage values referenced to V _{SS} terminal)
23C64C

NOTE: Operating the device above the "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


OPERATING CONDITIONS at TA = Full Package Range Unless Otherwise Specified

A Lady Service Production of the Control of the Con	CONE	ITIONS		LIMITS			
CHARACTERISTICS	v _o	(v)				UNITS	
	(V)		Min.	Typ.	Max.		
Supply Voltage Range (At T _A = Full Package Temperature Range)	_	_	4	_	6.5	V	
Recommended Input Voltage Range	_	-	V _{SS}	_	V _{DD}	V	

ELECTRICAL CHARACTERISTICS at $T_A = 25$ °C, $V_{DD} = \pm 5\%$ except as noted.

CHARACTERISTICS	CONDITIONS		LIMITS				
	V _O	V _{DD}			UNITS		
	(V)	(V)	Min.	Typ.	Max.		
STATIC							
Quiescent Device Current, I _L (Chip not selected)	_	5	_	5	50	μΑ	
Supply Current, I _{DD} (400KHz Addresses)	_	5	_	3	5	mA	
Output Drive Current; N-Channel (Sink), I _D N	0.5	5	2.2	_	_	mA	
P-Channel (Source), IDP	4.5	5	2.2	_	_	mA	
Output Voltage Low Level, V _{OL}	-	5	_	0	0.05	V	
Output Voltage High Level, V _{OH}	_	5	4.95	5	_	V	
Input Low Voltage V _{IL}	0.5,4.5	5	_	_	1.25	V	
Input High Voltage VIH	0.5,4.5	5	3.75	_	-	V	
Input Leakage Current I _{IL} , I _{IH}	0	5	_	±1	±2	μΑ	
3 State Output Leakage Current IOUT	0,5	5	_	±1	±2	μΑ	
DYNAMIC: $t_{r,t_f} = 10 \text{ ns}, C_L = 50pF; R_L = 20 \text{ ms}$	200KΩ	-					
Access Time From Address Change	_	5	_	300	325	ns	
Access Time From Chip Select [†] AC	_	5	_	100	125	ns	


TIMING DIAGRAM H 23C64C



FUNCTIONAL OPERATION

This ROM is completely static (no clocks required). Decode of the input address selects a word from the storage array. The chip select signal enables the selected word to appear on the output bus line. Address rise and fall times should be less than 500 nsec.

TYPICAL SYSTEM INTERCONNECT



SIGNAL DESCRIPTION

MA 0 — MA 12: These address lines select a byte location. MA12 is the high order address bit.

BUS 0 — BUS 7: These eight three-state data lines form a common bus with the micro-processor.

CS: This chip select signal is provided for memory expansion. Outputs are enabled when CS is active. Polarity of CS is user mask programmable.

ORDERING INFORMATION

Contact Hughes for prices and other information relating to ROMs. ROM order forms and instructions concerning means of data conveyance are available from Hughes Solid State Products or Hughes' Representatives.

Information furnished by Hughes is believed to be accurate and reliable. However, no responsibility is assumed by Hughes for its use; nor for any infringements or patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Hughes.

HUGHES

HUGHES | SOLID STATE PRODUCTS

500 Superior Avenue Newport Beach, CA 92663 Telephone: (714) 759-2942 TWX: 910-596-1374 In Europe: Hughes Solid State Products Hughes International Service Co. Schmaedel Str. 22, 8000 Munich, Germany Telephone: 49-89-834, 7088 Telex: 5213856 HSPD

Printed in U.S.A. Rev. N/C3/84 Supersedes Previous Data

CMOS Static ROM 8192 x 8

8192 x 8 Static ROM - 23C65

DESCRIPTION

Hughes' 23C65 is a CMOS Mask Programmable Read Only Memory organized 8192 x 8. The ROM circuit is static and updates its outputs when any address changes. One Chip Enable (CE) and one Output Enable (OE) are included and are programmed for polarity with the same mask that programs the data pattern.

When the chip is selected (CE is activated) the address present on lines MA 0—MA 12 accesses data which is presented to the output sense amplifiers. The 8-bit output word is enabled onto the data lines by the Output Enable signal (OE) which can be used for bus control.


Hughes' 23C65 operates over a 4-6.5 voltage range. The ROMs are available in a 28 lead hermetic dual-in-line ceramic package (D suffix), plastic package (P suffix), cerdip (Y suffix) or leadless chip carrier (L suffix). Devices in chip form (H suffix) are available upon request.

FEATURES

- Static CMOS Circuitry
- Access Time From Address Change 300 ns Typical at V_{DD} = 5V
- Compatible with Most Microprocessors at Maximum Speed
- Standard Jedec Pinouts
- Single Voltage Supply
- Low Quiescent and Operating Power Standby — 5 μA typical (CE Disabled) Operating — 3mA typical

FUNCTIONAL DIAGRAM

ADDRESS CHANGE CIRCUIT BUFFER MEMORY STAT! DECOD BUS 0-7 MA 0-12 ARRAY THREE (256 x 32 x 8 INPUT X DECODE CE* OE* **ENABLE**



^{*}ACTIVE STATE IS MASK PROGRAMMABLE

Operating Temperature Range (TA)
Ceramic Package —55 to + 125°C
Plastic Package —40 to + 85°C
DC Supply-Voltage Range (VDD)
(All voltage values referenced to VSS terminal)
23C65C 0.5 to + 7 Volts
Storage Temperature Range (Tstg)65 to + 150°C

NOTE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


OPERATING CONDITIONS at TA = Full Package Range Unless Otherwise Specified

	COND	TIONS		LIMITS			
CHARACTERISTICS	٧o	V _{DD}				UNITS	
	(V)	(V)	Min.	Тур.	Max.		
Supply Voltage Range (At T _A = Full Package Temperature Range)	_	_	4	_	6.5	V	
Recommended Input Voltage Range	_	_	Vss		V _{DD}	V	

ELECTRICAL CHARACTERISTICS at $T_A = 25$ °C, $V_{DD} = \pm 5\%$ except as noted.

CHARACTERISTICS	CONDITIONS			LIMITS			
	٧o	V _{DD}		UNITS			
	(V)	(V)	Min.	Тур.	Max.		
STATIC							
Quiescent Device Current, IL (Chip not selected)	_	5	_	5	50	μА	
Supply Current, IDD (400KHz Addresses)	_	5		3	5	mA	
Output Drive Current; N-Channel (Sink), I _D N	0.5	5	2.2	_	_	mA	
P-Channel (Source), IDP	4.5	5	2.2		_	mA	
Output Voltage Low Level, VOL	_	5		0	0.05	V	
Output Voltage High Level, VOH	_	5	4.95	5		V	
Input Low Voltage V _{IL}	0.5, 4.5	5	_	_	1.25	٧	
Input High Voltage VIH	0.5, 4.5	5	3.75		_	٧	
Input Leakage Current I _{IL} , I _{IH}	0	5	_	<u>+</u> 1	<u>+</u> 2	μA	
3 State Output Leakage Current IOUT	0, 5	5	_	<u>±</u> 1	<u>+</u> 2	μA	
DYNAMIC: t_r , $t_f = 10$ ns, $C_L = 50pF$; $R_L = 10$	= 200K Ω						
Access Time From Address Change tAA		5	_	300	450	ns	
Access Time From Chip Enable tACE	_	5	_	350	500	ns	
Access Time From Output Enable tAOE		5		100	125	ns	

TIMING DIAGRAM H23C65C




*Active state is mask programmable.

FUNCTIONAL OPERATION

This ROM is completely static (no clocks required). Decode of the input address selects a word from the storage array. The chip select signal enables the selected word to appear on the output bus line. Address rise and fall times should be less than 500 nsec.

TYPICAL SYSTEM INTERCONNECT



SIGNAL DESCRIPTION

MA 0—MA 12: These address lines select a byte location. MA 12 is the high order address bit.

BUS 0—BUS 7: These eight three-state data lines form a common bus with the microprocessor.

CE: This Chip Enable signal is provided for memory selection. All memory functions are enabled when CE is active. Polarity of CE is mask programmable.

OE: This Output Enable signal is provided for bus control. Outputs are enabled when the chip is selected and OE is active. Polarity of OE is mask programmable.

ORDERING INFORMATION:

Contact Hughes for prices and other information relating to ROMs. ROM order forms and instructions concerning means of data conveyance are available from Hughes Solid State Products or Hughes' Representatives.

Information furnished by Hughes is believed to be accurate and reliable. However, no responsibility is assumed by Hughes for its use; nor for any infringements or patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Hughes.

HUGHES SOLID STATE PRODUCTS

500 Superior Avenue Newport Beach, CA 92663 Telephone (714) 759-2942 TWX: 910-596-1374 In Europe: Hughes Solid State Products Hughes International Service Co. Schmaedel Str. 22, 8000 Munich, Germany Telephone 49-89-834. 7088 Telex: 5213856 HSPD

Printed in U.S.A. 3/84 Supersedes Previous Data

1800 MICROPROCESSOR FAMILY

Central Processing Unit Peripherals CPU Perinhera 1800 CMOS Microprocessor Family **Central Processing Unit**

DESCRIPTION

Hughes' 1802A is an 8 bit register-oriented Central Processing Unit (CPU) designed for use as a general-purpose computing or control element in a wide range of stored program systems or products. The 1802A has a common bi-directional bus shared between all internal data, control, status and array registers. Accessing of memory is accomplished by time multiplexing a 16 bit address representing 65,536 locations into two sequentially transmitted bytes (8 bits). The presence of the most significant address bits is signified by the TPA clock. The 16x16 array of registers may be selected by the P,X, and N register designators to represent a program counter, data pointer and general pointer register respectively. Switching of programs may be readily accomplished by manipulating the register designators.

It has a flexible I/O interface including separate control signals (N0-N2) and memory access signals allowing direct memory data transfer with peripherals under CPU program control (through I/O instructions) or under peripheral control (DMA-IN and DMA-OUT signals). In addition to nonprogrammed Interrupt response, the CPU can monitor 4 flag inputs (EF1-EF4) from peripherals and set an output (Q) to the peripheral under program control. This may be used for serial data transfer or general control signals. State Codes (SCO-SC1) are available to monitor the CPU internal states.


The 1802A operates over a 4-10.5 voltage range while the 1802AC has a recommended 4-6.5 volts. The CPUs are available in a 40 lead dual-in-line ceramic package (D suffix), plastic package (P suffix), cerdip (Y suffix) or leadless chip carrier (L suffix). Devices in chip form (H suffix) are available upon request.

Hughes' 1802BC (operating with 5 MHz Clock at 5V) is available for designs requiring higher system speed.

FEATURES

- Instruction Cycle Time 2.5-3.75 µs at 6.4
- 8 Bit Parallel Data Organization
- Memory Addressing to 65,536 Bytes
- On Chip Direct Memory Access
- 16x16 General Purpose Register Matrix
- Four Flag Inputs and One Programmable Output
- Direct Memory to Peripheral Transfer on I/O Instructions
- T²L, NMOS and CMOS Compatible
- Optional On Chip Xtal Controlled Oscillator
- Low Power Single Voltage Supply
- 91 Instructions
- Schmitt Triggered Clear

PIN CONFIGURATION



ARCHITECTURAL ORGANIZATION

N,X,P Registers — These three registers provide a 4 bit binary number which designates (selects) one of the registers in the register array to provide an address to memory. In addition, the N register holds device selection codes for input/output operations, and acts as a buffer for the lower 4 bits of the opcode.

Q-Flip Flop — This internal flip flop can be set or reset by instruction and can be sensed by conditional branch instructions. **Q** can also be used as a microprocessor output control.


Register Array — These 16 registers of 16 bit word size can be used to provide three separate functions: as program counters, as data pointers or as a scratch pad buffer. Each array register designated by N, X, or P provides a 16 bit memory address latched by the A register and multiplexed 8 bits at a time onto the memory address lines.

- **Program Counter** Any register may be used as the main program counter or as a subroutine program counter. This is determined by the user by setting the P register (4 bits) to point to any of the 16 array registers. When interrupts are serviced R(1) is used as the interrupt service routine program counter.
- Data Pointers Any array register may be selected by the N and X registers to provide the address of a data word location in memory. The N register selects an array register to provide addresses for several Load D from memory and Store D (accumulator) to memory instructions. The X register can also select array registers to provide addresses of memory data used in ALU operations and Input/Output operations, and additional Load from Memory and Store to Memory instructions with the D register.
- **Data Register** The N register also selects an array register location to act as a scratch pad buffer for data exchange with the D register. Data is transferred by a set of four instructions which select the high order byte R(N).1, or the low order byte R(N).0. Additionally an array register may be incremented or decremented for usage as loop counters.

INTERFACE MODES -

There are three modes of peripheral data transfer in the 1802A. These are programmed I/O, Interrupt Servicing, and Direct Memory Access.

- **Programmed I/O** The 1802A provides a direct memory to peripheral device interface. The N0-N2 lines select a peripheral device while the memory address lines access a memory location. On Input instructions the peripheral data is read into the D register and memory simultaneously. On Output instructions the memory data is sent directly to the peripheral device. The EF flags and Q output can be used as additional programmable controls or as a serial data transfer path.
- Interrupt Servicing Upon the completion of an instruction, a non-masked (enabled) interrupt request will be acknowledged by the 1802A. This results in the saving of the present X and P register values in the T register, resetting the Interrupt Enable flip flop, and setting of X to point to Register 2 and P to Register 1. At the end of an Interrupt routine, a Return instruction restores old values of X and P and allows reactivation of the Interrupt Enable flip flop.
- **Direct Memory Access** The DMA mode is entered at the end of the execute machine cycle in the currently held instruction. This is a special extension of programmed input/output. When a DMA-In or DMA-Out request is activated, array register R(0) provides the location in memory for data transfer. On each byte transfer R(0) is incremented. The DMA mode can also be used to initially load memory after Reset and eliminates the requirement for specialized "bootstrap" load programs.



1802A REGISTER SUMMARY

REG.	NO. OF BITS	DESCRIPTION
D	8	DATA REGISTER (ACCUMULATOR)
DF	1	DATA FLAG (ALU CARRY/BORROW)
R	16	1 OF 16 SCRATCHPAD REGISTER
Р	4	DESIGNATES WHICH REGISTER IS PROGRAM COUNTER
Х	4	DESIGNATES WHICH REGISTER IS DATA OR STACK POINTER
N	4	HOLDS LOW ORDER INSTRUCTION DIGIT/DESIGNATES DATA PTR
I	4	HOLDS HIGH ORDER (OP CODE) INSTRUCTION DIGIT
Т	8	HOLDS OLD X, P VALUES AFTER INTERRUPT (X IS HIGH BYTE)
ΙE	1	INTERRUPT ENABLE FLIP FLOP
Q	1	OUTPUT FLIP FLOP

ABSOLUTE MAXIMUM RATINGS

DC SUPPLY-VOLTAGE RANGE (V_{CC}, V_{DD})
(All voltage values referenced to V_{SS} terminal)
V_{CC} ≤ V_{DD}:

 1802A
 — 0.5 to + 11V

 1802AC/1802BC
 — 0.5 to + 7V

 INPUT VOLTAGE RANGE, ALL INPUTS
 — 0.5 to V_{DD} + 0.5V

 DC INPUT CURRENT, ANY ONE INPUT
 ± 10mA

 DC INPUT CHARD, AT YOR EXPONENT
 ± 10mA

OPERATING TEMPERATURE RANGE (T_A) CERAMIC PACKAGE ... –55 to + 125 °C PLASTIC PACKAGE ... – 40 to + 85 °C STORAGE TEMPERATURE RANGE (T_{Stq}) –65 to + 150 °C

STATIC ELECTRICAL CHARACTERISTICS AT $T_A = -40$ to ± 85 °C, except as noted.

NOTE: Operating the device above the "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

	C	ONDITIO	NS		L	IMITS A	S AT INDICATED TEMPERATURES (°C)						1
	٧o	VIN	V _{CC} V _{DD}		1802A			1802AC			1802BC		
CHARACTERISTICS	(V)	(V)	(V)	Min.	Typ.*	Max.	Min.	Тур.*	Max.	Min.	Typ.*	Max.	UNITS
Quiescent Device	-	_	5	_	0.01	100	_	0.02	400	_	0.02	400	
Current, I _L Max.	_	_	10	_	1	400	_		_	_	_	_	µ△
Output Low Drive	0.4	0,5	5	1.2	2.5	_	1.2	2.5		1.2	2.5	_	
(Sink) Current, IOL Min (Except Xtal)	0.5	0,10	10	24	4.4		-	_	-	_	-	_	m.
Xtal Output IOL Min.	0.4	5	5	200	360	_	200	360	-	200	360	-	μA
Output High Drive	4.6	0,5	5	-0.40	-0.80	_	-0.40	-0.80	_	-0.40	-0.80		m
(Source Current) IOH Min. (Except Xtal)	9.5	0,10	10	-0.60	-1.2	_	_	_	_	_	_	-	1117
Xtal Output IOH Min.	4.6	0	5	-100	-260	_	-100	-260	_	-100	-260	_	μ
Output Voltage	_	0,5	5		0	0.1	-	0	0.1	_	0	0.1	
VOL Max.	-	0,10	10		0	0.1	-	_	_	_	_	_	V
Output Voltage	_	0,5	5	4.9	5	-	4.9	5	_	4.9	5	_]
High Level, VOH Min.	_	0,10	10	9.9	10	_	_	_		-	-		
nput Low Voltage	0.5, 4.5		5	_	_	1.5	_	_	1.5	_	_	1.5	
V _{IL} Max.	0.5, 4.5	_	5, 10	_	_	1	_	_	1	_	_	1	
	1.9	_	10	_	_	3	_	_	_	_	_	_	
nput High Voltage	0.5, 4.5	_	5	3.5	-	_	3.5	_	_	3.5	_	_	\ \
V _{IH} Min.	0.5, 4.5	_	5, 10	4	_	_	4	_	_	4	_	_	
	1.9	_	10	7	_	_	_	_	_	_	_	_	
Clear Input Voltage	_	_	5	0.4	0.5	_	0.4	0.5	_	0.4	0.5	_	
VH	_	_	5, 10	0.3	0.4	_	_	_	_	_	_	_	\
	_	_	10	1.5	2	_	_	_	_	_	-	_	
nput Leakage Current,	Any	0,5	5	-	± 10 ⁻⁴	± 1	_	± 10 ⁻⁴	± 1		± 10 ⁻⁴	± 1	
I _{IN} Max.	Input	0,10	10	_	± 10 ⁻⁴	<u>±</u> 1	_	_	_	_	_	_	μ/
3-State Output	0.5	0,5	5	_	± 10 ⁻⁴	<u>+</u> 1		± 10 ⁻⁴	± 1	-	± 10 ⁻⁴	±1	
Leakage Current, IOUT Max.	0,10	0, 10	10	_	± 10 ⁻⁴	± 1	_	_	_	_	_	_	μ/
Ainimum Data Retention Voltage, V _{DR}	V	DD = 7 ⁰)R	_	2	2.4	-	2	2.4	-	2	2.4	v
Data Retention Current, I _{DR}	V	DD = 2.4	1V	_	0.1	1		0.5	5	_	0.5	5	μ Δ
ffective Input Capacitance, C _{IN} Any Input		_		_	5	7.5	_	5	7.5	_	5	7.5	pF
ffective 3-State erminal Capaci- ance Data Bus		_		_	10	15	-	10	15	-	10	15	pf


^{*}Typical Values are for $T_A = 25^{\circ}$ C and Nominal V_{DD}

RECOMMENDED OPERATION CONDITIONS at $T_A = -40^{\circ}$ to $+85^{\circ}$ C Unless Otherwise Specified

	COND	ITIONS		LIMITS		
CHARACTERISTICS	V _{CC} 1 (V)	V _{DD} (V)	H 1802A	H1802AC	H1802BC	UNITS
Supply-Voltage Range	_	_	4 to 10.5	4 to 6.5	4 to 6.5	V
Input Voltage Range	_	-	VSS to VDD	VSS to VDD	VSS to VDD	V
Maximum Clock Input Rise or Fall Time, t _r or t _f	4-10.5	4-10.5	1	1	1	μs
Minimum	5	5	5	5	3.2	
Instruction Time ²	5	10	4	_	_	μs
(See Fig. 6)	10	10	2.5	_	_	
	5	5	400	400	625	
Maximum DMA Transfer Rate	5	10	500	_	_	KBytes/sec
	10	10	800	_		
	5	5	DC - 3.2	DC - 3.2	DC - 5.0	
Maximum Clock Input Frequency,	5	10	DC - 4	_	_	MHz
f _{CL} ³	10	10	DC - 6.4	_	_	

NOTES:

- 1. $V_{CC} \leq V_{DD}$; for 1802AC $V_{DD} = V_{CC} = 5$ volts.
- 2. Equals 2 machine cycles one Fetch and one Execute operation for all instructions except Long Branch and Long Skip, which require 3 machine cycles one Fetch and two Execute operations.
- 3. Load Capacitance (CL) = 50 pF.



NOTES:

This timing diagram is used to show signal relationship only. All measurements are referenced to 50% point of the wave forms. Shaded areas indicate "Don't Care" on Inputs or Undefined State on Outputs. Sample or setting action at clock is designated by an arrow.

- 1. The N0-N2 bits are valid during the S1 cycle of Input or Output instructions only (61-67 and 69-6F)
- 2. The Q line is set or reset during the S1 cycle of the SEQ or REQ instructions
- 3. The flag inputs (EF1-EF4) are sampled during an S1 cycle
- 4. The DMA and Interrupt inputs are sampled during cycles S1, S2 or S3. The priority on concurrent signal inputs are (i) DMA-In (ii) DMA-Out and (iii) Interrupt.

Figure - 1 General Timing Diagram

DYNAMIC ELECTRICAL CHARACTERISTICS at $T_A = -40$ to $+85^{\circ}C$, $V_{DD} \pm 5\%$, except as noted.

	vcc	V _{DD}		LIMITS		UNITS	
CHARACTERISTICS	(V)	(V)	Min.	Typ.*	Max.	UNIIS	
Propagation Delay Time, tpLH, tpHL	5	5	_	200	350		
Clock to TPA, TPB	5	10	_	150	250	ns	
,	10	10	_	100	150		
	5	5	_	575	850		
Clock-to-Memory High Address Byte	5	10	_	350	600	ns	
,	10	10	_	240	400		
	5	5	_	220	350		
Clock-to-Memory Low Address Byte	5	10	_	150	250	ns	
,	10	10	_	100	150		
	5	5	_	220	350		
Clock to MRD, tpLH, tpHL	5	10	_	150	250	ns	
, FEII, FIIE	10	10	_	100	150		
	5	5	_	190	300		
Clock to MWR, tpLH, tpHL	5	10	_	150	250	ns	
7 TENVITTE	10	10	_	75	150		
	5	5	_	310	450		
Clock (CPU Data to Bus)	5	10	_	250	350	ns	
	10	10	_	150	200		
	5	5	_	290	450		
Clock to State Code	5	10	_	250	350	ns	
	10	10	_	130	250		
	5	5	_	250	400		
Clock to Q	5	10	_	150	250	ns	
	10	10	_	115	175		
	5	5	_	280	550		
Clock to N (0-2), t _{PLH} , t _{PHL}	5	10	_	200	350	ns	
The state of the s	10	10	_	130	250		

TIMING SPECIFICATIONS as a function of T (T = $1/f_{Clock}$) at $T_A = -40$ to $+85^{\circ}C$

	vcc	v _{DD}	LIN	NITS	UNITC
CHARACTERISTICS	(V)	(V)	Min.	Typ.*	UNITS
High Order Memory Address Byte Setup to TPA Time t _{SU} 1802B	5 5 10 5	5 10 10 5	2T-550 2T-350 2T-250 2T-350**	2T-300 2T-200 2T-130 2T-50	ns
High Order Memory Address Byte Hold after TPA Time [†] H	5 5 10	5 10 10	T/2-25 T/2-35 T/2-10	T/2-15 T/2-25 T/2+0	ns
Low Order Memory Address Byte Hold after WR Time [†] H	5 5 10	5 10 10	T-30 T-20 T-10	T+0 T+0 T+0	ns
CPU Data to Bus Hold after WR Time ^t H	5 5 10	5 10 10	T-200 T-150 T-100	T-150 T-100 T-50	ns
Required Memory Access Time Address to Data tACC	5 5 10	5 10 10	5T-350 5T-250 5T-150	5T-220 5T-150 5T-100	ns

^{*}Typical values are for $T_A = 25\,^{\circ}\text{C}$ and nominal V_{DD} **Minimum value for 1802B t_{SU} is measured at $+25\,^{\circ}\text{C}$. 2T-350 ns insures 50 ns set-up at F = 5 MHz.

H 1802A/1802B

DYNAMIC ELECTRICAL CHARACTERISTICS (Cont'd)

	vcc	V _{DD}		LIMITS		
CHARACTERISTICS	(V)	(V)	Min. ¹	Typ. ²	Max.	UNITS
Minimum Set Up and Hold Times, t _{SU} , t _H Data Input Set Up	5 5	5 10	0	-20 -15	-	ns
bata input oct op	10	10	0	- 10 - 10	_	115
	5	5	200	150		
Data Input Hold	5 10	10 10	125 100	100 75	_	ns
	5	5	30	0	_	
DMA Set Up	5 10	10 10	20 10	0		ns
	5	5	250	150	_	
DMA Hold	5	10	200	100	_	ns
	10	10	125	75	_	
Intervent Cat Ha	5	5	0	- 75	_	
Interrupt Set Up	5 10	10 10	0	- 50 - 25	_	ns
	5	5	160	100	_	
Interrupt Hold	5 10	10 10	100 80	75 50	_	ns
	5	5	0	_ 15		
Wait Set Up	5	10	0	- 15 - 25	_	ns
	10	10	0	- 5		
554.0	5	5	0	-50		
EF1-4 Set Up	5 10	10 10	0	- 30 - 20	_	ns
	5	5	200	100	_	
EF1-4 Hold	5	10	150	75	_	ns
	10	10	100	50	_	
Minimum Pulse Width,	5	5	300	100	_	
Clear Pulse Width, twL	5 10	10 10	200 150	75 50	_	ns
	5	5	175	100	_	
Clock Pulse Width, tWL	5	10	125	75	_	ns
	10	10	75	50	_	
Typical Total Power Dissipation f=2.0 MHz	5	5	_	7.5	_	mW
Idle "00" at M (0000), $C_L = 50 \text{ pF}$ $f = 4.0 \text{ MHz}$	10	10	_	70	_	

Typical values are for T_A = 25°C and nominal V_{DD}
 Minimum characteristics are the values above which all devices function, i.e., data hold at 5 volts requires 200 msec. minimum to function over the temperature range but only 150 msec. at + 25°C.

INSTRUCTION SUMMARY

In all registers bits are numbered from least significant bit (LSB) to most significant bit (MSB) starting with 0.

R(W) Indicates an array register designated by the W register where W = N,X, or P. Example if X = 3, array reg. R(3) addresses memory data.

R(W).0 Low order byte contents of R(W)
R(W).1 High order byte contents of R(W)
NO Least significant bit of N register

M(R(W)) Contents of Memory addressed by selected array register

Operation Notation: $M(R(N)) \longrightarrow D$; R(N) + 1

This is interpreted as the memory byte addressed by the array register R(N) is loaded into the D reg., and the contents of R(N) are incremented by 1.

OP. CODE	MNEM - ONIC	NO. OF BYTES	MACH. CYCLES	INSTRUCTION	DESCRIPTION OF OPERATION
REGIS	TER OPERA	TIONS			
1N	INC	1	2	INCREMENT REGISTER N	R(N) + 1. The register selected by the hex digit in N is incremented by 1
2N	DEC	1	2	DECREMENT REGISTER N	R(N) – 1. The register selected by the hex digit in N is decremented by
60	IRX	1		INCREMENT REGISTER X	R(X)+1. The register selected by the hex digit in X is incremented by 1
8N	GLO	1		GET LOW REGISTER N	R(N).0→D. The low order byte of the register selected by N replaces byte in the D register.
AN	PLO	1	2	PUT LOW REGISTER N	D→R(N).0. The byte contained in the D register replaces the low orde byte of the register selected by N. D is not changed.
9N	GHI	1	2	GET HIGH REGISTER N	$R(N).1 \longrightarrow D$. The high order byte of the register selected by N replaces byte in the D register.
BN	PHI	1	2	PUT HIGH REGISTER N	$D \longrightarrow R(N).1$. The byte contained in the D register replaces the high order byte of the register selected by N. D is unchanged.
мемо	RY REFERE	NCE OPE	RATIONS		
ON	LDN	1	2	LOAD VIA N	$M(R(N))\!\!\to\!\!D; N\neq\!0.$ The memory byte addressed by the contents of the reg. selected by N, R(N), replaces the byte in the D reg. Memory is unchanged.
4N	LDA	1	2	LOAD VIA N AND ADVANCE	$M(R(N)) \longrightarrow D$; $R(N) + 1$. The memory byte addressed by $R(N)$ replaces the byte in the D reg. The memory address, $R(N)$, is incremented. Memory unchanged.
FO	LDX	1	2	LOAD VIA X	$M(R(X)) \rightarrow D$. The memory byte addressed by the contents of the reg. selected by X, R(X), replaces the byte in the D reg. Memory is unchanged.
72	LDXA	1	2	LOAD VIA X AND ADVANCE	$M(R(X)) \longrightarrow D$; $R(X) + 1$. The memory byte addressed by $R(X)$ replaces the byte in the D reg. The memory address, $R(X)$, is incremented. Memory i unchanged.
F8 〈B2〉	LDI	2	2	LOAD IMMEDIATE	$M(R(P)) \longrightarrow D$; $R(P)+1$. The memory byte following the F8 instruction replaces the byte in the D reg. The program counter $R(P)$ is incremente to point to the next instruction.
5N	STR	1	2	STORE VIA N	$D \rightarrow M$ (R(N)). The byte in the D reg. replaces the memory byte address by the contents of the reg. selected by X, R(X). D is unchanged.
73	STXD	1	2	STORE VIA X AND DECREMENT	$D \longrightarrow M(R(X))$; $R(X) - 1$. The byte in the D reg. replaces the memory byte dressed by $R(X)$. The memory address, $R(X)$, is decremented. D is unchanged.
LOGIC	OPERATIO	NS			
F1	OR	1	2	OR MEMORY WITH D	$M(R(X))$ OR D \longrightarrow D. The 8 bit contents of the D reg. are logically ORed with the contents of the memory byte addressed by $R(X)$.
F9 〈B2〉	ORI	2	2	OR IMMEDIATE WITH D	$M(R(P))$ OR $D\longrightarrow D$; $R(P)+1$. The 8 bit contents of the D reg. are logically ORed with the memory byte following the F9 instruction. $R(P)$ is incremented to point to the next instruction.
F3	XOR	1	2	EXCLUSIVE OR	$M(R(X))$ XOR D \longrightarrow D. The 8 bit contents of the D reg. are logically XORs with the memory byte addressed by $R(X)$.
FB 〈B2〉	XRI	2	2	EXCLUSIVE OR IMMEDIATE	$M(R(P))$ XOR $D \longrightarrow D$; $R(P) + 1$. The 8 bit contents of the D reg, are logically XORed with the memory byte following the F8 instruction. R(F is incremented to point to the next instruction.
F2	AND	1	2	AND MEMORY WITH D	$M(R(X))$ AND $D \rightarrow D$. The 8 bit contents of the D reg. are logically AND with the memory byte addressed by $R(X)$.
FA 〈B2〉	ANI	2	2	AND IMMEDIATE WITH D	With the Highly byte autressed $y(x)$. With the Highly AND D \rightarrow D; R(P) - 1. The 8 bit contents of the D reg. are logically ANDed with the memory byte following the FA instruction. R(is incremented to point to the next instruction.

<B2> = 2nd byte of instruction.

The DF flip flop can only be altered by arithmetic and shift operations.

After an add instruction, DF = 1 denotes a carry has occurred.

After a subtraction instruction, DF = 0 denotes a borrow. D is in Two's compliment form.

The syntax - "(NOT DF)" denotes the subtraction of the borrow.

INSTRUCTION SUMMARY (Continued)

OP. CODE	MNEM ONIC	NO. OF BYTES	MACH. CYCLES	INSTRUCTION	DESCRIPTION OF OPERATION
F6	SHR	1	2	SHIFT D RIGHT	SHIFT D RIGHT; LSB(D) → DF, 0 → MSB(D). The 8 bits in D reg. are shifted one bit position to the right. The original LSB of D reg. is placed in DF, A "0" is placed in the MSB of D.
76	SHRC RSHR	1	2	SHIFT D RIGHT WITH CARRY RING SHIFT RIGHT	SHIFT D RIGHT; LSB(D) → DF, DF → MSB(D). The 8 bits in D are shifted one bit position to the right. The original LSB of D is placed in DF. The
FE	SHL	1	2	SHIFT D LEFT	original content of DF is placed in MSB of D. SHIFT D LEFT: MSB(D)→DF, O→LSB(D). The 8 bits in D are shifted one bit position to the left. The original MSB of D is placed in DF, A "0" is
7E	SHLC RSHL	1	2	SHIFT D LEFT WITH CARRY RING SHIFT LEFT	placed in the LSB of D. SHIFT D LEFT; MSB(D) → DF, DF → LSB(D). The 8 bits in D are shifted one bit position to the left. The original MSB of D is placed in DF. The original content of DF is placed in LSB of D.
ARITHI	METIC OPE	RATION			
F4	ADD	1	2	ADD MEMORY WITH D	$M(R(X)) + D \longrightarrow DF,D$. The memory byte addressed by $R(X)$ is added to the
FC 〈B2〉	ADI	2	2	ADD IMMEDIATE WITH D	contents of the D reg. DF receives any carry generated from the addition. $M(R(P)) + D \rightarrow DF, D. R(P) + 1$. The memory byte following the FC instruction is added to the D reg. DF receives any carry. $R(P)$ is incremented to
74	ADC	1	2	ADD MEM. WITH CARRY	point to the next instruction. $M(R(X)) + D + DF \longrightarrow DF, D. \ The memory byte addressed by R(X) plus the content of DF are added to the D reg. DF receives any carry generated from$
7C 〈B2〉	ADCI	2	2	ADD IMMED. WITH CARRY	the addition. $M(R(P)) = 0 + DF \longrightarrow DF, D; R(P) + 1. The memory byte following the 7C instruction plus DF are added to the D reg. DF receives any carry. (R(P))$
F7	SM	1	2	SUBTRACT MEM FROM D (2's Compliment)	points to the next instruction. $D-M(R(X)) \longrightarrow DF,D$. The memory byte addressed by $R(X)$ is subtracted from the D reg. Any resulting carry is stored in DF (DF \cdot 0 indicates a borous)
FF 〈B2〉	SMI	2	2	SUBTRACT MEM. IMMED. FROM D (2's Compliment)	row). D – M (R(P)) → DF,D; R(P) + 1. The memory byte following the FF instruction is subtracted from the D reg. Any carry is stored in DF. R(P) points to the next instruction.
77	SMB	1	2	SUBTRACT MEMORY WITH BORROW (1's Compliment +DF)	D – M (R(X)) – (NOT DF) → DF,D. The memory byte addressed by R(X) plus the borrow indicator, DF, is subtracted from the D reg. Any resulting carry is stored in DF.
7F 〈B2〉	SMBI	2	2	SUB. MEM. IMMED. WITH BOR- ROW (1's Compliment +DF)	D - M(R(P)) - NOT DF) → DF,D; R(P) - 1. The memory byte following the 7F instruction plus DF is subtracted from the D reg. Any carry is stored in DF. R(P) points to next instruction.
F5	SD	1	2	SUBTRACT D FROM MEMORY (2's Compliment)	$M(R(X)) - D \longrightarrow DF,D$. The 8 bit contents of the D reg. are subtracted from the memory byte addressed by R(X). DF receives any carry. Memory is unchanged.
FD 〈B2〉	SDI	2	2	SUB D FROM IMMEDIATE (2's Compliment)	$M(R(P)) - D \rightarrow DF,D$; $R(P)+1$. The contents of the D reg. are subtracted from the memory byte following the FD instruction. DF receives any carry. $R(P)$ points to the next instruction.
75	SDB	1	2	SUB D WITH BORROW (1's Compliment + DF)	M(R(X)) = D = (NOT DF) → DF.D. The contents of the D reg. plus DF are subtracted from the memory byte addressed by R(X). DF receives any carry. Memory is unchanged.
7D 〈B2〉	SDBI	2	2	SUB D WITH BORROW, IMMED. (1's Compliment + DF)	$M(R(P)) = D = (NOT DF) \longrightarrow DF, D; R(P) - 1.$ The D reg. plus DF are subtracted from the memory byte following the 7D instruction. DF receives any carry $(R(P)$ points to the next instruction.
BRANC	H OPERAT	IONS			
30	BR	2	2	UNCONDITIONAL BRANCH	$M(R(P)) \longrightarrow R(P) \cdot 0$. The byte following the 30 instruction always replaces
⟨B2⟩ 38	NBR	1	2	NO SHORT BRANCH	the low order byte of the program counter R(P). R(P)+1. The byte following the 38 instruction is always skipped. This in-
32 〈B2〉	BZ	2	2	SHORT BRANCH IF D=0	struction may also be considered a SHORT SKIP. IF $D=0$, $M(R(P)) \longrightarrow R(P) \cap E$, ELSE $R(P) + 1$. If each bit of the D reg. is "0" the byte following the 32 instruction replaces the low order byte of the program counter $R(P)$. If $D \nmid 0$, $R(P)$ is incremented to point to the follow-
3A 〈B2〉	BNZ	2	2	SHORT BRANCH IF D +0	ing instr. IF $D \neq 0$, $M(R(P)) = R(P) \cdot 0$; ELSE $R(P) + 1$. If any bit of the D reg. is "1" the immediate byte replaces the low order byte of $R(P)$. If $D = 0$, $R(P)$ points to
33 〈B2〉	BDF	2	2	SHORT BRANCH IF DF = 1	the following instruction. All short branches below are similar in operation. IF DF = 1, $M(R P) \longrightarrow R(P)$ -0; ELSE $R(P)$ + 1. This instruction may also be called a short branch if pos or zero (BPZ) or short branch if greater or
3B	BNF	2	2	SHORT BRANCH IF DF ∞0	equal (BGE). IF DF=0, M(R(P)) \rightarrow R(P)-0; ELSE R(P)+1. This instruction may also be
⟨B2⟩ 31	BQ	2	2	SHORT BRANCH IF Q=1	called a short branch if minus (BM) or short branch if less (BL). IF $Q = 1$, $M(R(P)) \longrightarrow R(P) \cdot 0$; ELSE $R(P) + 1$.
⟨B2⟩ 39	BNQ	2	2		IF Q = 0, M(R(P)) \rightarrow R(P)-0; ELSE R(P) + 1.
〈B2〉				SHORT BRANCH IF Q = 0	
34 〈B2〉	B1	2	2	SHORT BRANCH IF EF1=1	IF EF1 = 1, $M(R(P)) \longrightarrow R(P)$ -0; ELSE $R(P) + 1$.
3C 〈B2〉	BNI	2	2	SHORT BRANCH IF EF1=0	IF EF 1 = 0, $M(R(P)) \rightarrow R(P)$ -0; ELSE $R(P)$ + 1.
35 〈B2〉	B2	2	2	SHORT BRANCH IF EF2 = 1	IF EF2 = 1, $M(R(P)) \longrightarrow R(P)$ -0; ELSE $R(P)$ + 1.

Instruction is associated with more than one mnemonics.

(B2) = 2nd byte of instruction.

All instructions require two machine cycles except Long Branches and Long Skips which take three machine cycles. Each machine cycle = 8 external clocks, i.e. @ 6.4 MHz, cycle = 1.25µs.

EF = 1, if \overline{EF} input = 0 (GND).

INSTRUCTION SUMMARY (Continued)

OP. CODE	MNEM - ONIC	NO. OF Bytes	MACH. CYCLES	INSTRUCTION	DESCRIPTION OF OPERATION
3D (B2) ¹	BN2	2	2	SHORT BRANCH IF EF2 0	IF EF2 = 0, M(R(P)) → R(P)-0; Else R(P) - 1.
36 (B2)	B3.	2	2	SHORT BRANCH IF EF3 = 1	IF EF3 = 1. $M(R(P)) \longrightarrow R(P)$ -0; Else $R(P)$ - 1.
3E (B2) ¹	BN3,	2	2	SHORT BRANCH IF EF3-0	IF EF3 = 0, $M(R(P)) \longrightarrow R(P)$ -0; ELSE $R(P) + 1$.
37 (B2) ¹	B4.	2	2	SHORT BRANCH IF EF4 - 1	IF EF4 = 1, $M(R(P)) \longrightarrow R(P) \cdot 0$; Else $R(P) \cdot 1$.
3F (B2)	BN4.	2	2	SHORT BRANCH IF EF4=0	IF EF4 = 0, $M(R(P)) \longrightarrow R(P)$ -0; Else $R(P)$ - 1.
CO <b2>1</b2>	LBR 〈B3〉	3	3	UNCONDITIONAL LONG BRANCH	$M(R(P)) \rightarrow R(P)-1$, $M(R(P+1)) \rightarrow R(P)-0$. The two bytes following the CO instruction always replace the high and low order bytes of the program counter $R(P)$
C8 ²	NLBR	1	3	NO LONG BRANCH	R(P)+2. The next two bytes after the C8 instruction are always skipped. This instruction may also be considered a Long Skip.
C2 〈B2〉 ¹	LBZ ⟨B3⟩	3	3	LONG BRANCH IF D-0	IF D = 0, M(R(P) → R(P)-1, M(R(P + 1)) → R(P)-0. Else R(P) = 2. If all bits of the D reg, are "0", the two bytes following the C2 instruction replace the contents of the program counter, R(P). If not R(P) points to the next instruction, All long branches below are similar in operation.
CA ⟨B2⟩1	LBNZ <b3></b3>	3	3	LONG BRANCH IF D / 0	If D not 0, $M(R(P)) \rightarrow R(P) \cdot 1$, $M(R(P + 1)) \rightarrow R(P) \cdot 0$. Else $R(P) \cdot 2$.
C3 (B2)	LBDF 〈B3〉	3	3	LONG BRANCH IF DF = 1	$IF\ DF=1,\ M(R(P)) \longrightarrow R(P)1,\ M(R(P+1)) \longrightarrow R(P)0;\ Else\ R(P)+2.$
CB (B2) ¹	LBNF 〈B3〉	3	3	LONG BRANCH IF DF=0	IF DF = 0, $M(R(P)) \longrightarrow R(P)-1$, $M(R(P+1)) \longrightarrow R(P)-0$; Else $R(P) \cdot 2$.
C1 (B2)1	LBQ 〈B3〉	3	3	LONG BRANCH IF Q = 1	IF Q - 1, $M(R(P)) \longrightarrow R(P)-1$, $M(R(P+1)) \longrightarrow R(P)-0$; Else $R(P)+2$.
C9 (B2) 1 38 ²	LBNQ 〈B3〉	3	3	LONG BRANCH IF Q=0	$I Q = 0$, $M(R(P)) \longrightarrow R(P) - 1$, $M(R(P + 1)) \longrightarrow R(P) - 0$; Else $R(P) - 2$.
	SKP	1	2	SHORT SKIP	R(P)+1. Always skips the following byte. Also called No Short Branch (NBR).
C8 ²	LSKP	1	3	LONG SKIP	R(P) + 2. Always skips the following two bytes. Also called No Long Branch (NLBR).
CE	LSZ	1	3	LONG SKIP IF D = 0	IF D=0, R(P)+2; Else Continue. If all bits of D are "0", the next two bytes following the CE instruction are skipped. If not, they are accessed as the next instruction.
C6 CF	LSNZ LSDF	1 1	3 3	LONG SKIP IF D / 0 LONG SKIP IF DF=1	IF D NOT 0, $R(P) + 2$; Else Continue. IF DF = 1, $R(P) + 2$; Else Continue.
C7	LSNF	1	3	LONG SKIP IF DF = 0	IF DF = 0, R(P) + 2; Else Continue.
CD	LSO	1	3	LONG SKIP IF Q = 1	IF $Q = 1$, $R(P) + 2$; Else Continue.
C5 CC	LSNQ LSIE	1	3 3	LONG SKIP IF Q=0 LONG SKIP IF IE=1	IF $Q = 0$, $R(P) + 2$; Else Continue. IF $IE = 1$, $R(P) + 2$; Else Continue. 1E is interrupt enable.
coi	NTROL OPER	ATIONS			
00	IDL	1	2	IDLE (WAIT)	M(R(0)) → Bus. The processor repeats execute (S1) cycles until an I/O request (INTERRUPT, DMA-IN, or DMA-OUT) is asserted.
C4 DN	NOP SEP	1 1	3 2	NO OPERATION SET P	The processor performs no change of status during this instruction. N→P. The low order hex digit of the instruction is placed in the P
					register and designates which register is to serve as program counter, R(P).
EN	SEX	1	2	SET X	N→X. The low order hex digit of the instruction is placed in the X register.
7B 7A	SEQ REQ	1	2	SET Q RESET Q	1 → Q. Sets the Q flip flop to logic high. 0 → Q. Resets the Q flip flop to a logic low.
78	SAV	1	2	SAVE	T→M(R(X)). The T reg. containing previous X and P information is stored in the memory location addressed by R(X).
79	MARK	1	2	PUSH X, P TO STACK	(X,P) \longrightarrow T; (X,P) \longrightarrow M(R(2)). Then $P \longrightarrow X$; R(2) $-$ 1. The current contents of X and P are stored in temporary reg. T and memory addressed by R(2). New P is set equal to X and R(2) is decremented.
70	RET	1	2	RETURN	M(R(X))→(X,P), R(X)+1; 1→1E. The memory byte addressed by R(X) replaces X and P contents. The memory address, R(X), is incremented
71	DIS	1	2	DISABLE	and IE is enabled. M(R(X)) → (X,P), R(X) - 1; 0 → IE. Same operation as RET except IE is disabled. Both RET and DIS are used primarily in returns from interrupt processing.
1	UT/OUTPUT C	PERATION	S		
6N	OUT	1	2	OUTPUT	M(R(X))→Bus; R(X)+1. N=1-7. When N is 1 through 7, the memory byte addressed by R(X) is accessed and placed on the memory bus. The three low order bits of N are also placed on the N2-N0 signal lines memory address. R(X) is incremented.
6N	INP	1	2	INPUT	Bus \rightarrow M(R(X)); Bus \rightarrow D. N - 9 – F. When N is 9 through F a byte is input to the D reg. and the memory location addressed by R(X). The low order 3 bits of N are placed on the N2 – N0 signal line. R(X) is not modified.

^{1.} Instruction associated with more than one mnemonic. 2. (B2) — 2nd byte of instruction. (B3) — 3rd byte of instruction.




FIG. 2 Typical transition time vs. load capacitance.




FIG. 4 Typical maximum clock frequency as a function of temperature.




FIG. 3 Typical change in propagation delay as a function of a change in load capacitance.




FIG. 5 Typical power dissipation as a function of clock frequency for Branch instruction and Idle instruction for 1802A.




FIG. 6 Clock frequency is a function of supply voltage.

TABLE 1 -CONDITIONS ON DATA BUS AND MEMORY ADDRESS LINES DURING ALL MACHINE STATES

STATE	1	N	MNEMONIC	INSTRUCTION	OPERATION	DATA BUS	MEMORY ADDRESS	MRD	NOTES
S1		RESET			JAM: I,N,Q,X,P=0 IE=1	0	R(0) UNDEFINED	1	А
			CLE AFTER RE		0	R(0) UNDEFINED	1	В	
S0		FETCH			M(R(P))→1,N R(P) + 1	M(R(P))	R(P)	0	С
					[Load = 0 (Program Idle)]	M(R(0))	R(0)	0	D
	0	0	IDL	IDLE	[Load = 1 (Load Mode)]	M(R(0))	PREVIOUS ADDRESS	0	E
		N = 0	LDN	LOAD [D VIA N]	M(R(N)) → D	M(R(N))	R(N)	0	
	1	N	INC	INCREMENT	R(N) + 1	FLOAT	R(N)	1	
	2	N	DEC	DECREMENT	R(N) 1	FLOAT	R(N)	1	
				SHORT	(BRANCH NOT TAKEN)	M(R(P))	R(P)	0	
	3	N	_	BRANCH	(BRANCH TAKEN)	M(R(P))	R(P)	0	
	4	N	LDA	LOAD ADVANCE	$M(R(N)) \longrightarrow D R(N) + 1$	M(R(N))	R(N)	0	
	5	N	STR	STORE VIA N	$D \longrightarrow M(R(N))$	D	R(N)	1	
		0	IRX	INC REG X	R(X) + 1	M(R(X))	R(X)	0	
	6	N = 1 - 7	OUT N	OUTPUT	M(R(X))—►BUS R(X) + 1	M(R(X))	R(X)	0	
	"					I/O			
		N=9-F	INP N	INPUT	BUS→M(R(X)). D	DEVICE	R(X)	1	ļ
		0	RET	RETURN	$M((R)(X)) \longrightarrow (X,P)$ $R(X) + 1 ; 1 \longrightarrow IE$	M(R(X))	R(X)	0	
		1	DIS	DISABLE	$M(R(X)) \longrightarrow (X,P)$ $R(X) + 1;0 \longrightarrow IE$	M(R(X))	R(X)	0	
		2	LDXA	LOAD VIA X AND ADVANCE	$M(R(X)) \longrightarrow D$ $P(X) - 1$	M(R(X))	R(X)	0	
		3	STXD	STORE VIA X AND DECREMENT	D - M(R(X)) R(X) - 1	D	R(X)	1	
	7	4,5,7	_		ALU OPERATION	M(R(X))	R(X)	0	
		6	-		ALU OPERATION	FLOAT	R(X)	1	
		8	SAV	SAVE	T→ M(R(X))	T	R(X)	1	
		9	MARK	MARK	(X,P) → T,M(R(2))	Т	R(2)	1	
			250	DECET O	P→X;R(2) – 1	FLOAT	(R(P)	1	+
S1		A	REQ	RESET Q	Q = 0 Q = 1	FLOAT	R(P)	1	+
(Exe-		В	SEQ	SET Q	ALU OPERATION IMMEDIATE	M(R(P))	R(P)	0	
cute)		C,D,F			ALU OPERATION	FLOAT	R(X)	1	+
	8	N	GLO	GET LOW	R(N) .0 -D	R(N) .0	R(N)	+ +	+
	9	N	GHI	GET HIGH	R(N) .1→ D	R(N) .1	R(N)	+-	_
	A	N	PLO	PUT LOW	D→R(N) .0	D	R(N)	1	-
	В	N	PHI	PUT HIGH	D→R(N) .1	D	R(N)	1	-
	┝┺	0,1,2	FILI	FOITIIGH	D-=((N) .1		11(14)		+
		3,8,9		LONG	(BRANCH NOT TAKEN)	M(R(P))	R(P)	0	
		A,B		BRANCH	(BRANCH TAKEN)	M(R(P))	R(P)	0	
		5,6,7							
	С	C,D,E		LONG	(SKIP NOT TAKEN)	M(R(P))	R(P)	0	
		F	ļ	SKIP	(SKIP TAKEN)	M(R(P))	R(P)	0	+
		4	NOP	NO OPERATION	NO OPERATION	M(R(P))	R(P)	0	+
	D	N	SEP	SET P	N→P	NN	R(N)	1	
	E	N	SEX	SET X	N→X	NN	R(N)	1	
		0	LDX	LOAD VIA X	M(R(X)) → D	M(R(X))	R(X)	0	+
		1,2,3 4,5,7			ALU OPERATION	M(R(X))	R(X)	0	
		6	SHR	SHIFT RIGHT	SHIFT D RIGHT LSB(D) → DF 0 → MSB(D)	FLOAT	R(X)	1	
	F	8	LDI	LOAD IMMEDIATE	M(R(P))→D R(P) + 1	M(R(P))	R(P)	0	
		9,A,B, C,D,F,			ALU OPERATION IMMEDIATE	M(R(P))	R(P)	0	
	<u></u>	E	SHL	SHIFT LEFT	ALU OPERATION	FLOAT	R(P)	11	
	IN	REQUES	т	DMA IN	BUS→M(R(0)) R(0) + 1	I/O DEVICE	R(0)	1	F
S2	Οι	JT REQUE	ST	DMA OUT	M(R(0)) - BUS R(0) + 1	M(R(0))	R(0)	0	F
62	16.0	TEDDURT			X,P→ T,0 → IE	FLOAT	R(N)	1	
S3	1 114	TERRUPT			2→ X, 1→ P	LOAT	11(14)	. '	


NOTES:


A. IE = 1; TPA, TPB suppressed, state S1
B. BUS = 0 for entire cycle

C. Next state always S1

D. Wait for DMA or Interrupt
E. Suppress TPA, wait for DMA

F. In Request has priority over Out Request





The 1802A state transitions when in the run mode are shown to the left. Each machine cycle requires 8 clock pulses except the initialization cycle, after reset, which requires nine clock pulses.

The execution of an instruction requires either two or three machine cycles, an S0 cycle followed by a single S1 cycle, or two S1 cycles. S2 is the response to a DMA request and S3 is the interrupt response. Table 1 shows the conditions on the Data Bus and memory address line during all machine states.

INTERFACE DESCRIPTION

CLOCK, \overline{XTAL} : The clock reference to the microprocessor may be supplied by an externally generated single phase clock to the Clock input or by an on-chip oscillator by using a crystal in parallel with a resistor (10 M Ω typical) tied between the Clock and \overline{XTAL} inputs. Frequency trimming capacitors may be required at terminals 1 and 39.

WAIT, CLEAR: These input control lines provide four internal CPU modes:

Clear	Wait	Mode
L	L	Load
L	Н	Reset
Н	L	Pause
H	Н	Run

The functions of the modes are defined as follows:

Load: holds the CPU in the Idle execution state and allows a peripheral device to load memory without need for a "bootstrap" loader. It modifies the Idle condition so that the DMA-IN operation does not force execution of the next instruction.

Reset: resets registers I, N and Q and places 0's (VSS) on the data bus, IE is set and the S1 state is forced. TPA and TPB are suppressed while Reset condition is held. The first machine cycle after termination of reset initializes the CPU by resetting registers X, P, and R(0). The next cycle is an S0, S1, or an S2 but never an S3 (interrupt). By using a 71 instruction followed by 00 at memory locations 0000 and 0001, respectively, IE may be reset to preclude interrupts until the user is ready for them. Power up Reset can be realized by connecting an RC network directory to the Clear input, since it has a Schmitt triggered input.

Pause: stops the internal CPU timing generator on the first negative (high-to-low) transition of the input clock. The oscillator continues to operate but all subsequent clock transitions are ignored internally while in this mode.

Run: If initiated from the Pause mode the CPU resumes operation on the first negative transition of the input clock. When initiated from the Reset operation the first machine cycle following Reset is always the initialization cycle, followed by a DMA (S2) cycle or fetch (S0) from location 0000 in memory.

Q, **EF1-EF4**: The Q output is set or reset under program control. The **EF1-EF4** user generated inputs are tested under program control. These signals may be used for serial transmission or external control and status. The input flags are sampled at the beginning of every S1 cycle. **Q** is set or reset between the trailing edge of TPA and leading edge of TPB.

INTERFACE DESCRIPTION (Continued)

SC0, SC1:These state code outputs indicate internal CPU modes of operation:

SC1	SC0	STATE TYPE
L	L	S0 - Fetch Instruction Cycle
L	Н	S1 — Execute Instruction Cycle
H	L	S2 - DMA Input or Output Cycle
H	Н	S3 - Interrupt Response Cycle

MWR: The negative write pulse output indicates address lines are stable during a memory write cycle.

BUS 0 – BUS 7: These 8 bi-directional three-state lines are used to transfer data between the memory, the microprocessor, and I/O devices.

VCC, VSS, VDD: These power supply input pins allow several options since the internal voltage supply VDD is isolated from the I/O interface supply VCC. The processor may operate at maximum speed, governed by VDD, while interfacing T²L through VCC. VCC must be less than or equal to VDD. All outputs swing from VSS to VCC.

N2, N1, N0: These three lines can directly select seven input ports and seven output ports under I/O instruction control. They are all low during non I/O operations. Input ports are selected when $\overline{\text{MRD}}$ is high and output ports are selected when $\overline{\text{MRD}}$ is low.

MA0 — MA7: These 8 output lines contain the memory address. The high order 8 bits are present during the TPA timing pulse. The low order bits appear after termination of the TPA pulse.


TPA, **TPB**: These positive timing pulse outputs are available once each machine cycle to control I/O interfaces. TPA is suppressed in idle when the CPU is in the load mode.

MRD: The negative pulse output indicates a memory read cycle and may be used to control the three-state outputs of memories and to control I/O to memory interfacing during an I/O instruction.

- MRD = VCC indicates data transfer from I/O to CPU and Memory.
- MRD = VSS indicates data from Memory to I/O.


INTERRUPT, DMA-IN, DMA-OUT: These three mode request inputs are sampled during the execution cycle of each instruction. In concurrent requests the following priority is set up: (1) DMA-In (2) DMA-Out (3) Interrupt. In DMA modes, array register R (0) points to a memory area and is incremented during each data transfer. In the Interrupt mode, the X and P indicators are stored in temporary register T, the X and P indicators are set to hex 1 and 2 respectively and the Interrupt Enable flip flop is reset.

SYSTEM BLOCK DIAGRAM



APPLICATION PROGRAM

Compare changing input for Limits, and then Reset.



ASSEMBLY LANGUAGE

MACHINE LANGUAGE

0005

ADDDEGG

				ADDRESS	CODE
LOOP:	INP	OPER	•• INPUT OPERAND TO D	010F	6C
	SDI	# LIMIT	•• SUBTRACT LIMIT — OPERAND	0110	FD
				0111	10
	BDF	LOOP	•• BRANCH TO LOOP IF	0112	33
			NO BORROW (LIMIT \geq OPERAND)	0113	0F
	SEQ		•• SET Q	0114	7B
	NOP		•• DELAY 3 MACHINE CYCLES	0115	C4
	REQ		•• RESET Q	0116	7A
	• •				
	• •				

Information furnished by Hughes is believed to be accurate and reliable. However, no responsibility is assumed by Hughes for its use; nor for any infringements or patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Hughes.

HUGHES SOLID STATE PRODUCTS

INPUT CHANNEL = 4, LIMIT = 10₁₆

500 Superior Avenue Newport Beach, CA 92663 Telephone (714) 759-2942 TWX: 910-596-1374 In Europe: Hughes Solid State Products Hughes International Service Co. Schmaedel Str. 22,8000 Munich, Germany Telephone: 49-89-834. 7088 Telex: 5213856 HSPD

Printed in U.S.A. Rev. N/C 4/83 Supersedes Previous Data

1800 CMOS Microprocessor Family Input/Output Port

DESCRIPTION

Hughes' 1852 is an 8 bit mode programmable CMOS Input or Output Port. The device acts as a buffer between the 1802A data bus and the peripheral data bus. It can also be used as an 8 bit address latch for multiplexed address buses.

The Mode control signal programs the 1852 as an input port mode (mode = 0) or an output port (mode = 1). As an input port, data (DI 0-DI 7) is strobed from the peripheral into the 8 bit buffer register by a logic high on the Clock signal input; the negative clock transition sets the service request flip flop low ($\overline{SR} = 0$) and latches data. When the CS1 and CS2 signals are enabled, the data (DO 0-DO 7) is read onto the microprocessor bus. The signal SR is then reset (SR = 1) on the negative transition CS1 • CS2. As an output port, data (DI0-DI7) is strobed into the buffer register by the microprocessor when CS1, CS2, and the Clock input are activated. The Service Request is set on the negative transition of CS1 • CS2, and will remain until the following negative transition of the clock. The Output driver is always enabled when the output mode is chosen. A Clear control allows asynchronous resetting of the port's register (DO 0-DO 7) and service request flip flop.

The 1852 operates over a 4-10.5 voltage range while the 1852C operates over a 4-6.5 voltage range. The 1852 is available in a 24 lead hermetic dual-in-line ceramic package (D suffix), plastic package (P suffix), cerdip (Y suffix) or leadless chip carrier (L suffix). Devices in chip form (H suffix) are available upon request.


FEATURES

- Static Silicon Gate CMOS Circuitry
- Interfaces Directly with 1802A Microprocessor without Additional Components.
- Parallel 8 Bit Data Register and Buffer
- Stored Service Request
- Asynchronous Register Clear
- Single Voltage Supply
- Low Quiescent and Operating Power

FUNCTIONAL DIAGRAM

◆ SR:SR CS 1/CS 1 DEVICE SELECT DECODE CONTROL CS 2 24 VDD v_{SS} 12 CLOCK -CLEAR 14 DI 0 -ENABLE DI 1 - 5 DI 2 -◆ DO 2 9 8-BIT DATA REGISTER DO 3 DI 3 16 OUTPUT DI 5 18 DI 6 20 DI 7 22 ◆ DO 5 → DO 6 * POLARITY DEPENDS ON MODE

PIN CONFIGURATION



ABSOLUTE MAXIMUM RATINGS

Operating Temperature Range (TA) Ceramic Package
DC Supply-Voltage Range (VDD) (All voltage values referenced to VSS terminal) 1852 0.5 to +13 Volts
$\begin{array}{cccccccccccccccccccccccccccccccccccc$

NOTE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

OPERATING CONDITIONS at T_A = Full Package Temperature Range.

	C	ONDITION	NS	LIMITS						
CHARACTERISTICS	٧o	VIN	V _{DD}		1852			1852C		
2.73	(V)	(V)	(V)	Min.	Typ.*	Max.	Min.	Typ.*	Max.	
Supply-Voltage Range (At T _A = Full Package Temperature Range)	_	_	_	4	_	10.5	4	_	6.5	٧
Recommended Input Voltage Range	_	_	_	VSS	_	VDD	٧ss	_	V _{DD}	٧
Static Electrical Characteristics at TA	= — 40 t	o + 85°C	, V _{DD} =	<u>+</u> 5%						
Quincant Daving Current In-	T -	0,5	5	_	_	10	_	_	50	
Quiescent Device Current, IDD	_	0,10	10	_	_	100	_	_	-	μА
Output Low Drive (Sink) Current, IOI	0.4	0,5	5	1.6	3.2	_	1.6	3.2	_	mA
Output Low Drive (Slink) Current, IOL	0.5	0,10	10	3	6	_	_	_	_	IIIA
Output High Drive (Source) Current, IOH	4.6	0,5	5	- 1.15	- 2.3	_	- 1.15	-2.3		mA
Output High Drive (Source) Current, IOH	9.5	0,10	10	-3	-6	_	_	_	_	IIIA
Output Voltage Low Level, VOI 1		0,5	5	_	0	0.1	-	0	0.1	
Output voltage Low Level, VOL	_	0,10	10	_	0	0.1	_	_	_	v
Output Voltage High Level, V _{OH}	_	0,5	5	4.9	5	_	4.9	5	_	1 v
Output voltage ringir Level, vOH	_	0,10	10	9.9	10	_	_	_	_	
Input Low Voltage, VII	0.5,4.5	_	5	_	_	1.5	_	_	1.5	- v
mput Low Voltage, VIL	0.5,9.5	_	10	_	_	3	_	_	_	
Input High Voltage, VIH	0.5,4.5	_	5	3.5	_	_	3.5	_	_	
mput riigii voitage, vin	0.5,9.5	-	10	7	_	_	-	_	_	
Input Current, IIN	_	0,5	5	_	_	±1	_	_	±1	μА
mpar carrent, III	_	0,10	10	_	_	±2		_		
3-State Output Leakage Current, IOUT	0,5	0,5	5			±1	_		±1	
	0,10	0,10	10			±2	-			
Operating Current, IDD12		0,5	5		130	200		150	200	μA
		0,10	10		400	600				
Input Capacitance C _{IN}	_		_	_	5	7.5	_	5	7.5	pF
Output Capacitance, COUT		_	_	_	5	7.5	_		_	
DYNAMIC ELECTRICAL CHARACTES $C_L = 100 pF$, and 1 TTL Loan. LIMITS	RISTICS (at T _A = = + 10V	40 to +8 APPLY	5°C, V _{DI} TO THE) = ± 5%, 1852 ON	t _r , t _f = 20 LY.	ns, V _{IH} =	0.7 V _{DD}	, V _{IL} = 0.3	3 V _{DD} ,
Required Select Pulse Width, tSW	_	-	5 10	_	180 90	360 180	_	180 —	360 —	
Required Write Pulse Width, tww	_	_	5 10	_	130 65	260 130	_	130 —	260 —	
Required Clear Pulse Width, tCLR	_	_	5 10	_	80 40	160 80	_	80 —	160 —	ns
Required Data Setup Time, t _{DS}	_	_	5 10	_	- 10 5	0	_	- 10 -	0 -	
Required Data Hold Time, t _{DH}	_	_	5 10	_	75 35	150 75	_	75 -	150	

^{*}Typical Values are for TA = +25°C and nominal VDD

NOTE 1: IOL = IOH = 1 A

NOTE 2: Operating current is measured at 2MHz in an 1802 system with open outputs and a program of alternating 1 and 0 data pattern.

DYNAMIC ELECTRICAL CHARACTERISTICS, cont.


H 1852/1852C

	C	ONDITION	NS.		LIMITS						
CHARACTERISTICS	٧o	VIN	VDD		1852		1852C			UNITS	
	(V)	(V)	(V)	Min.	Typ.*	Max.	Min.	Typ.*	Max.		
Propogation Delay Times, tpLH, tpHL											
Service Request: Clear to SR, t _{RSR}	_	_	5 10	_	170 85	340 170	_	170 —	340 —		
Clock to SR, t _{CSR}	_	_	5 10	_	120 60	240 120	_	120 -	240 —	ns	
Select to SR, t _{SSR}	_	_	5 10	_	120 60	240 120	_	120 —	240 —		
Input Mode: Data Output Hold Time ¹ , tDOH	_	_	5 10	30 15	185 100	370 200	30 —	185 —	370 —	ns	
Select to Data Output ¹ , t _{SDO}	_	_	5 10	30 15	185 100	370 200	30 -	185 —	370 —		
Output Mode: Clear to Data Output, tRDO	_	_	5 10	_	140 70	280 140	_	140 —	280 —		
Write to Data Output, two	-	_	5 10	=	220 110	440 220	_	220 -	440 —	ns	
Data Input to Data Output, tDDO	_	_	5 10	=	100 50	200 100	_	100 -	200 —		


^{*} Typical Values are for T_A = + 25°C and nominal V_{DD}

NOTE 1: Minimum value is measured from CS 2; maximum value is measured from CS 1.

SYSTEM INTERCONNECT



INPUT MODE CS1 • CS2 is the overlap of CS1 = 1 and CS2 = 1



MODE = VSS MODE 0 (INPUT)

CLOCK	CS1•CS2	CLEAR	DATA OUTPUT
Х	0	Х	HIGH IMPEDANCE
0	1	0	0
0	1	1	DATA LATCH
1	1	Х	DATA INPUT

SR = 0 CLOCK (CLEAR = 1, CS1 • CS2 = 0)SR=1 (CS1•CS2) OR (CLEAR)

MODE = VDD MODE 1 (OUTPUT)


CLOCK	CS1•CS2	CLEAR	DATA OUTPUT
0	Х	0	0
0	X	1	DATA LATCH
Х	0	1	DATA LATCH
1	1	X	DATA INPUT

 $\begin{array}{ll} \text{SR=1} & \overline{\text{CS1}} \bullet \overline{\text{CS2}} \uparrow & \overline{\text{(CLEAR}} = 1) \\ \text{SR=0} & \overline{\text{CLOCK}} \uparrow & \overline{\text{(CLEAR}} = 1, \overline{\text{CS1}} \bullet \overline{\text{CS2}} = 0) \text{ OR (CLEAR)} \uparrow \\ \end{array}$

OUTPUT MODE

OUTPUT MODE


 $\overline{CS1} \cdot CS2$ is the overlap of $\overline{CS1} = 0$ and CS2 = 1




APPLICATION EXAMPLES

Address Latch

1852 can be used as an address latch to latch the upper byte of the 1802A microprocessor memory address in each machine cycle. The figure below shows the I/O port connected for this application together with its associated timing diagram.





This figure shows 1852 connected as a non-inverting, three state, 8 bit buffer, with MODE = 0, CLOCK = 1 and CS 2 = 1, CS 1 can be used as a tri-state control. When CS 1 = 0, the output is a high impedance, but when CS 1 = 1 data output equals data input. If a high impedance state is not required, the CS 1 input can be tied high (CS 1 = 1).

SIGNAL DESCRIPTION

DI 0-DI 1: These 8 input lines are strobed into an internal buffer by a high level on the Clock input line and latched by the negative transition of the Clock input.

DO 0-DO 7: These 8 output lines reflect the information from the internal buffer when the three state drivers are enabled by CS1 • CS2 in the input mode or, at all times, in the output mode.

MODE: This control input sets the 1852 in the input mode with a VSS applied or in the output mode with VDD applied.

CLEAR: This asynchronous reset control clears the buffer register and resets the SR flip flop.

CLOCK: Input Mode: This input strobes data into the buffer when it is activated (high) and sets the SR flip flop (SR = 0) while latching data on its negative transition.

Output Mode: This input along with the chip selects ($\overline{CS1} \cdot CS2 \cdot Clock = 1$) trobes data into the buffer. The service request (\overline{SR}) is set high on the termination of $\overline{CS1} \cdot CS2 = 1$ and reset low on the next negative transition of the clock.

CS1/CS1, CS2: These chip select controls enable device selection.

SR/SR: This output signal is used as a service request transfer control between the microprocessor and peripheral buses.

Information furnished by Hughes is believed to be accurate and reliable. However, no responsibility is assumed by Hughes for its use; nor for any infringements or patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Hughes.

HUGHES SOLID STATE PRODUCTS

500 Superior Avenue Newport Beach | CA 92663 Telephone (714) 759-2942 TWX: 910-596-1374 In Europe: Hughes Solid State Products Hughes International Service Co. Schmaedel Str. 22, 8000 Munich, Germany Telephone 49-89-834. 7088 Telex: 5213856 HSPD

Printed in U.S.A. 9/83 Supersedes Previous Data

HUGHES SOLID STATE PRODUCTS

1800 CMOS Microprocessor Family N-Bit 1 of 8 Decoder

DESCRIPTION

Hughes' 1853 allows decoding of the 1802A microprocessor generated I/O lines' (N0-N2) to provide direct control for up to seven input and seven output devices. The TPA and TPB clock inputs provide control signal output timing while the Chip Enable (CE) input allows multi-level I/O expansion for decoding. The 1853 can also be used as a general 1 of 8 decoder for memory system applications.


The 1853 operates over a 4-10.5 voltage range while the 1853C operates over a 4-6.5 voltage range. The 1853 is available in a 16 lead hermetic dual-in-line ceramic package (D suffix), plastic package (P suffix), cerdip (Y suffix) or leadless chip carrier (L suffix). Devices in chip form (H suffix) are available upon request.

FEATURES


- Static Silicon Gate CMOS Circuitry
- Interfaces Directly with 1802A Microprocessor without Additional Components
- Provides Control for up to 7 Input and 7 Output Devices
- Low Power Dissipation
- Easy Expansion for Multi-Level I/O Systems through Chip Enable.

- Buffered Inputs and Outputs
- Strobed Outputs for Spike-Free Decoding

PIN CONFIGURATION



FUNCTIONAL DIAGRAM



ABSOLUTE MAXIMUM RATINGS

Operating Temperature Range (T _A) Ceramic Package	40 to + 85°C
(All voltage values referenced to VSS terminal)	
1853	\dots -0.5 to + 13 Volts
1853C	\dots -0.5 to + 7 Volts
Storage Temperature Range (Tstg)	

Note: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

OPERATING CONDITIONS at TA = Full Package Temperature Range

	СО	NDITIO	NS			LIM	ITS				
CHARACTERISTICS	V _O	VIN	V _{DD}		1853			1853C		UNITS	
	(V)	(V)	(V)	Min.	Typ. *	Max.	Min.	Typ. *	Max.		
Supply-Voltage Range	_	_	_	4	_	10.5	4	_	6.5	V	
Recommended Input Voltage Range	_	_	_	vss	_	VDD	vss	_	VDD	V	
Static Electrical Characteristics at TA =	– 40° to	+85° C	Jnless C	therwise	Specific	ed					
Quiescent Device Current, IL	_	_	5	_	1	10	_	5	50		
	_	_	10		10	100	_	_		μА	
Output Low Drive (Sink) Current, IOL	0.4	0,5	5	1.6	3.2	_	1.6	3.2	_		
	0.5	0,10	10	2.6	5.2	_	_	_	_	mA	
Ouput High Drive (Source Current), IOH	4.6	0,5	5	-1.15	-2.3	_	-1.15	-2.3	_	mA	
	9.5	0,10	10	-2.6	-5.2	_	_	_	_		
Output Voltage Low-Level, VOL1	_	0,5	5	_	0	0.1	_	0	0.1		
	_	0,10	10	_	0	0.1	_	_	_	1	
Output Voltage High Level, VOH	_	0,5	5	4.95	5		4.95	5	_	V	
-	_	0,10	10	9.95	10	_	_	_	_		
Input Low Voltage, V _{IL}	0.5, 4.5	_	5	_	_	1.5	_	_	1.5		
	1,9	_	10	_	_	3	_	_	_	1	
Input High Voltage, V _{IH}	0.5, 4.5	_	5	3.5	_	_	3.5	_		_ V	
	1,9	_	10	7	_	_	_	_	_		
Input Leakage Current, I _{IN}	Any	0,5	5	_	_	<u>±</u> 1	_	_	<u>+</u> 1		
	Input	0,10	10	_	_	<u>±1</u>	_	_	_	μА	
3-State Ouput Leakage Current, IOUT	0,5	0,5	5	_	_	±1		_	<u>±</u> 1		
	0,10	0,10	10	_	_	±1	_	_	_	μA	
Operating Current I _{DD1} ²	0,5	0,5	5	_	50	100	_	50	100	†	
	0,10	0,10	10	_	150	300	_	_	_	μA	
Input Capacitance, C _{IN}	_	_		_	5	7.5	_	5	7.5	pF	
Output Capacitance, COUT	_	_	_		10	15	_	10	15	pF	

^{*}Typical values are for $T_A = +25^{\circ}C$ and nominal voltage.

NOTE 1: $I_{OL} = I_{OH} = 1 \text{ uA}$

NOTE 2: Operating current measured in a 1802A system at 2MHz with outputs floating.


H 1853/1853C

PERATING CONDITIONS, cont.


	CC	ONDITIO	NS		LIMITS						
CHARACTERISTICS	v _o	VIN	VDD		1853			1853C			
	(V)	(V)	(V)	Min.	Typ *	Max.	Min.	Typ. *	Max.		
Dynamic Electrical Characteristics at	T _A =-40 t	o +85° C	, tr, tf = 2	20 ns CL	= 100 pF	V _{DD} ±	5%, V _{IH}	= 0.7 V _D	D, VIL =	0.3 V _{DD}	
Propogation Delay Time:	_	_	5	_	175	275		175	275		
CE to Output, tEOH, tEOL		 -	10	_	90	150	_	_	_	ns	
N to Outputs, t _{NOH} , t _{NOL}	_	_	5	_	225	350	_	225	350	ns	
	_	_	10	_	120	200	_	_] "	
Clock A to Output, t _{AO}	_	-	5	_	200	300	_	200	300	ns	
Clock A to Galpat, tAO		_	10	_	100	150	_	_	_] "	
Clock B to Output, t _{BO}	_	_	5	_	175	275	_	175	275	ns	
Clock B to Cathat, tBO	_	_	10	_	90	150	_	_	_] "	
Minimum Pulse Widths:	_	-	5	_	50	75		50	75		
Clock A, tCACA	_	-	10	_	25	50	_	_	_	ns	
Clock B, t _{CBCB} C8	_	_	5	_	50	75	_	50	75	13	
Clock B, CBCB So			10	_	25	50	_	_			

^{*}Typical values are for TA = 25°C and nominal voltage.

IMING DIAGRAMS



PROPOGATION DELAY TIMING:



APPLICATIONS EXAMPLES

The Figure shows two 1853 used to decode IK address into 16 groups of 256 address each.

MA 8 represents the 8th binary address bit. (i.e. 28 = 256)

M 0 will address 0-255


M 1 will address 256-511

M 15 will address 3840-4095


n the 1802A microprocessor systems, when nore than three I/O ports are required, the N ines can be decoded to specify up to 7 lifferent input and 7 different output :hannels as shown.

By executing Input instruction 69 (N lines = 101) for instance, the port 1 input register is enabled to the bus since MRD is high during he memory write cycle. The 1853 decode ine 1 will also be active high during an output instruction, 61 (N lines = 001) but MRD is low during the memory read cycle disabling the memory read cycle disabling he port 1 input register from the bus. At TPB, he valid byte from memory is strobed into he port 1 output register.


ADDRESS DECODER:



ONE LEVEL I/O SYSTEMS:



TWO LEVEL I/O SYSTEMS



In the 1802A microprocessor systems, when more than 7 input or 7 output ports are required, a two level I/O system can be designed as shown in the figure.

A 61 (N lines = 001) output instruction is first executed to place an 8-bit device selection code in the I/O device-select register, 1852. Subsequent execution of one of the 6 remaining output instructions (62-67) selects one of 48 output ports, or subsequent execution of one of the 7 input instructions (69-6F) selects one of the 56 input ports.

With additional decoding the total number of input and output ports can be further expanded.

SIGNAL DESCRIPTION

Clock A, Clock B: The selected outputs stay true from the trailing edge of the Clock A (TPA) input to the trailing edge of Clock B (TPB) input, if the chip is enabled. The transition of both the clock inputs at the trailing edge should be the high-to-low.

CE: The Chip Enable input enables the chip when high. All outputs will be low when CE = 0.

N 0, N 1, N 2: These three inputs select one of eight decoded outputs when the chip is enabled. N 0 is the least significant input, N 2 is the most significant input.

Output 0 - Output 7: One output can be selected at a time. The truth table is shown below.

TRUTH TABLE

CE	CLK A	CLK B	EN
1	0	0	Qn-1*
1	0	1	1
1	1	0	0
1	1	1	1
0	Х	Х	0

^{1 =} High Level 0 = Low Level

N 2	N 1	N O	EN	0	1	2	3	4	5	6	7
0	0	0	1	1	0	0	0	0	0	0	0
0	0	1	1	0	1	0	0	0	0	0	0
0	1	0	1	0	0	1	0	0	0	0	0
0	1	1	1	0	0	0	1	0	0	0	0
1	0	0	1	0	0	0	0	1	0	0	0
1	0	1	1	0	0	0	0	0	1	0	0
1	1	0	1	0	0	0	0	0	0	1	0
1	1	1	1	0	0	0	0	0	0	0	1
Х	Х	Х	0	0	0	0	0	0	0	0	0

Information furnished by Hughes is believed to be accurate and reliable. However, no responsibility is assumed by Hughes for its use; nor for any infringements or patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Hughes.

HUGHES SOLID STATE PRODUCTS

HUBHES AIRCRAFT COMPANY

500 Superior Avenue Newport Beach, CA 92663 Telephone: (714) 759-2942 TWX: 910-596-1374 In Europe: Hughes Solid State Products Hughes International Service Co. Schmaedel Str. 22, 8000 Munich, Germany Telephone: 49-89-834, 7088 Telex: 5213856 HSPD

Printed in U.S.A. 6/83 Supersedes Previous Data

X = Don't Care

^{*}Qn-1 = Enable remains in previous state.

HUGHES SOLID STATE PRODUCTS

1800 CMOS Microprocessor Family Receiver/Transmitter Universal Asynchronous

DESCRIPTION

Hughes' 1854A is a CMOS Universal Asynchronous Receiver/Transmitter (UART). It is designed to provide formatting and controls to interface serial and parallel data busses, such as a telephone modem to an 1802 microprocessor bus. The 1854A is capable of full duplex operation allowing simultaneous conversion from serial to parallel (receiver section) and parallel to serial (transmitter section). A local receiver clock (R Clock) and transmitter clock (T Clock) operates at 16 times the serial data rate to provide references for receiver sampling and transmitter timing. The mode control allows the UART to be used as a functional replacement for industry standard UARTs (such as the TR1602) in mode 0 while utilizing a single supply voltage; in mode 1 the UART can be selected as a bus oriented device for direct interfacing with the 1802 microprocessor as shown below.

The 1854A operates over a 4-10.5 voltage range while the 1854C operates over a 4-6.5 voltage range. The UART is available in a 40 lead hermetic dual-in-line ceramic package (D suffix), plastic package (P suffix), cerdip (Y suffix), or leadless chip carrier (L suffix). Devices in chip form (H suffix) are also available upon request.

FEATURES

- Static Silicon Gate CMOS Circuitry
- Two Operating Modes
 - Mode 0 Functionally Compatible with Industry Standard UARTs such as TR1602A
 - Mode 1 Directly Interfaces with 1802 Microprocessor without Additional Components

NOTE: DOTTED CONNECTIONS ARE OPTIONAL

Full or Half Duplex Operation

- Baud Rate DC to 250K at VDD = 5V DC to 500K at $V_{DD} = 10V$
- Selectable Word Length, 5, 6, 7 or 8 Bits
- Programmable Parity and Stop Bits $(1, 1\frac{1}{2}, 2)$
- Parity, Framing and Overrun Error Detection
- Single Voltage Supply
- Low Quiescent and Operating Power

PIN CONFIGURATION

T CLOCK CTS FS

PS1

☐ CS3 ☐ MRD

T BUS

☐ T BUS 6
☐ T BUS 5

☐ T BUS 4
☐ T BUS 3
☐ T BUS 2

□ T BUS 1

TRUSO

SDO

SYSTEM INTERCONNECT

CLEAR

LOCAL CLOCKS (MODE 1) T CLOCK R CLOCK MODE 0 MODE 1 NO RSFL ۷DD T CLOCK MODE (VDD) MODE(VSS) □ EPE □ WLS 1 □ WLS 2 N1 CS1 VSS C VSS RRD RTS VSSQ CS2 R BUS 7 R BUS 6 R BUS 7 C R BUS 6 C R BUS 5 C SBS CTS N2 CS3 Vnna R BUS 5 R BUS 4 CRL R BUS 4 C R BUS 3 C R BUS 2 C ☐ T BUS 7 ☐ T BUS 6 ☐ T BUS 5 ☐ T BUS 4 MRC RD/WR R BUS 3 TP 1802A TPB R BUS 2 UART ES R BUS 1 R BUS 1 C IN' CPU B BUS 0 I PERIPHERAL ĒF EF THRE T BUS 0 PE/OF C SFD □ SDO □ TSRE ĒĒ DA RICLOCK FΕ FF SDI PE OE SDO T BUS CLEAR MODE SYSTEM

VDD

ABSOLUTE MAXIMUM RATINGS

Operating Temperature Range (TA)
Ceramic Package —55 to + 125°C
Plastic Package —40 to + 85°C
DC Supply-Voltage Range (VDD)
(All voltage values referenced to VSS terminal)
1854A —0.5 to + 11 Volts
1854AC —0.5 to + 7 Volts
Storage Temperature Range (T _{Stg})65 to + 150°C

NOTE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

OPERATING CONDITIONS at TA = Full Temperature Range

	V _{DD}	TYPICAL		
CHARACTERISTICS	(V)	1854A	1854AC	UNITS
Supply Voltage Range (At T _A = Full Package Temperature Range)		4 to 10.5	4 to 6.5	V
Recommended Input Voltage Range		V _{SS} to V _{DD}	V _{SS} to V _{DD}	V
Clock Input Frequency, fCL	5	DC - 4	DC - 4	
(16 times bit rate)	10	DC - 8	_	MHz
Minimum Clock Pulse Width,	5	125	125	
tWL, tWH	10	100		ns
Minimum Master Reset,	5	500	500	
Clear Pulse Width	10	250	_	ns


STATIC ELECTRICAL CHARACTERISTICS at $T_A = -40$ to + 85° C, Unless Otherwise Specified

CHARACTERISTICS		CC	NDITIO	NS			LIN	NITS			UNITS
		٧o	VIN	VDD		1854A			1854AC		
	:	(V)	(V)	(V)	Min.	Typ. ¹	Max.	Min.	Typ.1	Max.	
Quiescent Device Current	lDD		0, 5	5	_	0.01	50	_	0.02	200	
			0, 10	10	_	1	200	_	_	_	μA
Output Low Drive (Sink) Current	lOL	0.4	0, 5	5	0.55	1.1	_	0.55	1.1	_	
		0.5	0, 10	10	1.3	2.6	_	_	_	_	mA
Output High Drive (Source) Current	ЮН	4.6	0, 5	5	-0.55	-1.1	_	-0.55	-1.1	_	
		9.5	0, 10	10	-1.3	-2.6	_	_	_		mA
Output Voltage Low-Level	VOL ²	_	0, 5	5	_	0	0.1	_	0	0.1	.,
		_	0, 10	10	_	0	0.1	_		_	V
Output Voltage High-Level	۷он	_	0, 5	5	4.9	5	_	4.9	5	_	.,,
			0, 10	10	9.9	10	_	_		_	V
Input Low Voltage	VIL	0.5, 4.5	_	5	_	_	1.5	_	_	1.5	.,
		0.5, 9.5		10			3	_			V
Input High Voltage	V_{IH}	0.5, 4.5		5	3.5	_	_	3.5	_	_	.,
		0.5, 9.5	_	10	7	_	_	_	_	_	V
Input Current	IIN	_	0, 5	5	_	<u>+</u> 10-4	<u>+</u> 1	_	±10-4	<u>+</u> 1	
		_	0, 10	10	_	+10-4	+2	_	_	_	μА
Three State Output Leakage	IOUT	0, 5	0, 5	5		+10-4	±1	_	<u>+</u> 10-4	<u>+1</u>	
Current		0, 10	0, 10	10	_	±10-4	+2	_		_	μА
Operating Current	IDD1 ³	_	0, 5	5		1.5	_	_	1.5		
		_	0, 10	10		10	_		_	_	mA
Input Capacitance	CIN					5	7.5		5	7.5	
Output Capacitance	COUT	_	_	_	_	10	15	_	10	15	pF

NOTE 1: Typical values are for T_A = +25°C

NOTE 2: $I_{OL} = I_{OH} = 1 \mu A$.

NOTE 3: Operating current is measured at 200 kHz for V_{DD} = 5 Volts and 400 kHz for V_{DD} = 10 Volts in an 1802 system, with open outputs.



)YNAMIC ELECTRICAL CHARACTERISTICS at $T_A = -40 \text{ to} + 85^{\circ}\text{C}$, $V_{DD} \pm 5\%$, t_r , $t_f = 20 \text{ ns}$, $V_{IH} = 0.7 V_{DD}$, $I_{IL} = 0.3 V_{DD}$, $I_{CL} = 100 \text{ pF}$, See Fig. 1.

CHARACTERISTICS		VDD	185	i4A	185	4AC	UNITS
		(V)	Typ. ¹	Max.2	Typ.1	Max.2	
Standard Timing — MOI	DE 0			No.			
Minimum Pulse Width:	^t CRL	5 10	100 50	150 75	100 —	150 —	ns
Minimum Setup Time: Control Word to CRL	tCWC	5 10	200 100	300 150	200	300	ns
Minimum Hold Time: Control Word after CRL	tCCW	5 10	100 50	150 75	100	150 —	ns
Propagation Delay Time: SFD High to SOD	^t SFDH	5 10	200 100	300 150	200	300	ns
SFD Low to SOD	^t SFDL	5 10	75 40	120 60	75 —	120 —	ns
RRD High to Receiver Register High Impedence	tRRDH	5 10	200 100	300 150	200	300 —	ns
RRD Low to Receiver Register Active	[†] RRDL	5 10	100 50	150 75	100	150 —	ns

NOTE 1: Typical values are for T_A = + 25°C and nominal voltages.

NOTE 2: Maximum limits of minimum characteristics are the values above which all devices function.

TABLE 1. DYNAMIC ELECTRICAL CHARACTERISTICS


MODE 0 OPERATION (MODE INPUT = VSS)

A. Initialization and Controls


The Master Reset (MR) is pulsed to initialize the UART; for example, after power turn on. It resets (zeroes) the Control, Status and Receiver Holding Registers and sets the Serial Data Output (SDO) signal to a logic high. After release of the Master Reset (return to a logic low), the internal timing is generated from the Transmitter Clock (T Clock) and Receiver Clock (R Clock) inputs which are divided internally by sixteen to provide the serial data bit rate. When the receiver data input rate and the transmitter data output rate are the same, as in two-way communications over the same channel, the T Clock and R Clock inputs may be connected together.

To set the operational mode of the UART the control inputs: Parity Inhibit (PI), Even Parity Enable (EPE), Stop Bit Select (SBS), and Word Length Selects (WLS1 and WLS2) are strobed into the UART by the Control Register Load (CRL) input signal activation (logic high). The control bits may be dynamically changed or may be hard wired to the required voltage level (VSS) or VDD) with CRL hard wired to VDD. The 1854A is then ready for transmitter and/or receiver operation.

CONTROL INPUT WORD TIMING



STATUS OUTPUT TIMING



RECEIVER REGISTER DISCONNECT TIMING




FIGURE 1. STANDARD MODE 0 TIMING DIAGRAM

B. Word Format

A diagram of the serial data word format is shown in Fig. 2. The data, 5-8 bits, is transmitted with the least significant bit (LSB) sent first. The parity bit, if enabled, is sent after the most significant data bit. The parity may be either odd or even as chosen by the Control Word. The data is enclosed by a Start bit (logic low) identifying start of character transmission and either 1, 1½, or 2 bit wide Stop bit(s) which identifies the end of character transmission and separates successive data words. The width of each data bit is normally 16 input clock widths of 16/f where f is the clock frequency.




FIGURE 2. SERIAL DATA WORD FORMAT

C. Transmitter Operation

The transmitter timing diagram showing the start of data transmission are seen in Figure 3. At the beginning of a transmitting sequence the Transmitter Holding Register is empty (status signal THRE is high). A character is transferred from the transmitter bus to the Transmitter Holding Register by applying a low pulse to the Transmitter Holding Register Load (THRL) input. This causes the THRE status to go to a low state. If the Transmitter Shift Register is empty (Status signal TSRE is High) and the input clock is low, the next high-to-low transition of the clock loads the contents of the Transmitter Holding Register into the Transmitter Shift Register, preceded by a start (low) bit. Serial data transmission begins one-half clock period later with a start bit, followed by 5-8 data bits, the parity bit (if programmed) and stop bit(s). The THRE status signal returns high one-half clock period later on the high-to-low transition of the input clock. When THRE goes high it signals that another character can be loaded into the Transmitter Holding Register for subsequent transmission immediately following the last stop bit of the previous character. This process is repeated until all characters are transmitted. When transmission is complete both THRE and the Transmitter Shift Register Empty (TSRE) status signals will be high.


H 1854A/1854AC DYNAMIC ELECTRICAL CHARACTERISTICS at $T_A = -40$ to $+85^{\circ}$ C, $V_{DD} \pm 5\%$, t_r , $t_f = 20$ ns, $V_{IH} = 0.7$ V_{DD} , $V_{IL} = 0.3$ V_{DD} , $C_L = 100$ pF, See Fig. 3.

			LIMITS					
CHARACTERISTICS		VDD	1854A		1854AC		UNITS	
		(V)	Typ.1	Max.2	Typ.1	Max.2		
Transmitter Timing —	MODE 0	Vicinity of the control of the contr						
Minimum Clock Period	tCC	5 10	250 125	310 155	250 —	310	ns	
Minimum Pulse Width: Clock Low Level	^t CL	5 10	100 75	125 100	100	125	ns	
Clock High Level	^t CH	5 10	100 75	125 100	100	125 —	ns	
THRL	^t THTH	5 10	100 50	150 75	100	150 —	ns	
Minimum Setup Time: THRL to Clock	tTHC	5 10	175 90	275 150	175 —	275 —	ns	
Data to THRL	^t DT	5 10	-100 -50	−75 −35	-100 	-75 -	ns	
Minimum Hold Time: Data after THRL	tTD	5 10	75 40	125 60	75 —	125 —	ns	
Propagation Delay Time: Clock to Data Start Bit	tCD	5 10	300 150	450 225	300	450 —	ns	
Clock to THRE	^t CT	5 10	200 100	300 150	200	300	ns	
THRL to THRE	tTTHR	5 10	200 100	300 150	200	300	ns	
Clock to TSRE	[†] TTS	5 10	200 100	300 150	200	300	ns	

NOTE 1: Typical values are for $T_A = +25$ °C and nominal voltages.

NOTE 2: Maximum limits of minimum characteristics are the values above which all devices function.

TABLE 2. TRANSMITTER TIMING MODE 0



* THE HOLDING REGISTER IS LOADED ON THE TRAILING EDGE OF THRL

^{**} THE TRANSMITTER SHIFT REGISTER, IF EMPTY, IS LOADED ON THE FIRST HIGH-TO-LOW TRANSITION OF THE CLOCK WHICH OCCURS AT LEAST 1/2 CLOCK PERIOD + t_{THC} AFTER THE TRAILING EDGE OF THRL, AND TRANSMISSION OF A START BIT OCCURS 1/2 CLOCK PERIOD

⁺ tCD LATER FIGURE 3. MODE 0 TRANSMITTER TIMING DIAGRAM

D. Receiver Operation

The receive operation begins when a Start bit (logic low) is detected at the Serial Data In (SDI) input. When a high-to-low transition is detected on the SDI line a divide by 16 internal counter is enabled, driven by the R Clock input, and a valid Start bit is verified by checking for a low level input 7½ receiver clock periods later. This prevents false triggering on noise inputs. When a valid Start bit is verified, the sampling occurs every subsequent 16 clock pulses to shift in data bits, parity bit (if programmed) and stop bit(s) into the Receiver Shift Register. If programmed, the parity bit is checked and the Parity Error (PE) status updated. The receipt of a valid Stop bit is also verified and Framing Error (FE) status updated. On count 7½ of the first Stop bit the received data is transferred to the Receiver Holding Register. If the word length is less than 8 bits, zeroes (low voltage level) are loaded into the unused most significant bits. If the Data Available (DA) flag has not been reset by the time the Receiver Holding Register is updated with new data, the Overrun Error (OE) flag is activated to a high level. One half clock after the data transfer the Parity Error (PE) and Framing Error (FE) signals become valid for the character in the Receiver Holding Register. The DA signal is also raised at this time. The three-state output drivers for the status and error flags (DA, OE, PE and FE) are enabled when Status Flag Disconnect (SFD) is pulsed or hard wired to a low voltage state. When Receiver Register Disconnect (RRD) goes low, the receiver bus three-state output drivers are enabled and data is available on the Receiver Bus (R BUS 0 - R BUS 7) output lines. The DA flag is reset by a negative pulse on the Data Available Reset (DAR) input.

The preceding sequence of operations is repeated for each serial character received. The receiver timing diagram is shown in Figure 4.


DYNAMIC ELECTRICAL CHARACTERISTICS at T_A = -40 to +85°C, $V_{DD}\pm5\%$, t_f , t_f = 20 ns, V_{IH} = 0.7 V_{DD} , V_{IL} = 0.3 V_{DD} , C_L = 100 pF. See Fig. 4.

			LIMITS					
CHARACTERISTICS		V _{DD}	1854A		1854AC		UNITS	
		(V)	Typ.1	Max.2	Typ.1	Max.2		
Receiver Timing — M	MODE 0							
Minimum Clock Period	tCC	5 10	250 125	310 155	250 —	310 —	ns	
Minimum Pulse Width: Clock Low Level	^t CL	5 10	100 75	125 100	100	125 —	ns	
Clock High Level	^t CH	5 10	100 75	125 100	100	125 —	ns	
Data Available Reset	^t DD	5 10	50 25	75 40	50 —	75 —	ns	
Minimum Setup Time: Data Start Bit to Clock	tDC	5 10	100 50	150 75	100	150	ns	
Propagation Delay Time: Data Available Reset to Data Available	^t DDA	5 10	150 75	225 125	150	225 —	ns	
Clock to Data Valid	tCDV	5 10	225 110	325 175	225 —	325 —	ns	
Clock to Data Available	tCDA	5 10	225 110	325 175	225 —	325 —	ns	
Clock to Overrun Error	tCOE	5 10	210 100	300 150	210 —	300	ns	
Clock to Parity Error	tCPE	5 10	240 120	375 175	240	375 —	ns	
Clock to Framing Error	tCFE	5 10	200 100	300 150	200	300	ns	

NOTE 1: Typical values are for T_A = + 25°C and nominal voltages.

NOTE 2: Maximum limits of minimum characteristics are the values above which all devices function.

H 1854A/1854AC



- * IF A START BIT OCCURS AT A TIME LESS THAN t_{DC} BEFORE A HIGH-TO-LOW TRANSITION OF THE CLOCK, THE START BIT MAY NOT BE RECOGNIZED UNTIL THE NEXT HIGH-TO-LOW TRANSITION OF THE CLOCK. THE START BIT MAY BE COMPLETELY ASYNCHRONOUS WITH THE CLOCK.
- ** IF A PENDING DA HAS NOT BEEN CLEARED BY A READ OF THE RECEIVER HOLDING REGISTER BY THE TIME A NEW WORD IS LOADED INTO THE RECEIVER HOLDING REGISTER, THE OE SIGNAL WILL COME TRUE.

FIGURE 4. MODE 0 RECEIVER TIMING DIAGRAM

SIGNAL DESCRIPTION (Standard Mode 0)


Terminal

No.	Signal	Function
1	V_{DD}	Positive supply
2	Mode Select (Mode)	A low level voltage at this input selects Standard Mode 0 Operation.
3	V_{SS}	Ground
4	Receiver Register Disconnect (RRD)	A high-level voltage applied to this input disconnects the Receiver Holding Register from the Receiver Bus.
5-12	Receiver Bus (R BUS 0 — R BUS 7)	Receiver parallel data outputs. R BUS 7 is the most significant bit.
13	Parity Error (PE)	A high-level voltage at this output indicates that the received parity does not compare to that programmed by the Even Parity Enable (EPE) control. This output is updated each time a character is transferred to the Receiver Holding Register. PE lines from a number of arrays can be bused together since an output disconnect capability is provided by the Status Flag Disconnect (SFD) line.
14	Framing Error (FE)	A high-level voltage at this output indicates that the received character has no valid stop bit, i.e., the bit following the parity bit (if programmed) or MSB of data (if parity is not programmed) is not a high-level voltage. This output is updated each time a character is transferred to the Receiver Holding Register. FE lines from a number of arrays can be bused together since an output disconnect capability is provided by the Status Flag Disconnect (SFD) line.
15	Overrun Error (OE)	A high-level voltage at this output indicates that the Data Available (DA) flag was not reset before the next character was transferred to the Receiver Holding Register and the previous data was presumably lost. OE lines from a number of arrays can be bused together since an output disconnect capability is provided by the Status Flag Disconnect (SFD) line.
16	Status Flag Disconnect (SFD)	A high-level voltage applied to this input disables the 3-state output drivers for PE, FE, OE, DA, and THRE, allowing these status outputs to be bus connected.
17	Receiver Clock (R Clock)	Clock input with a frequency 16 times the desired receiver bit shift rate.
18	Data Available Reset (DAR)	A low-level voltage applied to this input resets the DA flip-flop.
19	Data Available (DA)	A high-level voltage at this output indicates that an entire character has been received and transferred to the Receiver Holding Register.

FUNCTIONAL DIAGRAM (1802 Compatible — Mode 1)

(T Clock)

40



Clock input with a frequency 16 times the desired transmitter shift rate.

MODE 1 OPERATION (MODE INPUT = V_{DD})

A. Initialization and Controls

In the microprocessor compatible mode the 1854A is configured to receive commands and transmitter data, and to send status and receiver data via the microprocessor data bus. The register selected to be connected to the transmitter bus or receiver bus is determined by the Read/Write (RD/WR) and Register Select (RSEL) inputs as follows:

RSEL	RD/WR	Function					
Low	Low	Load Transmitter Holding Register from Transmitter Bus					
Low	High	Read Receiver Holding Register from Receiver Bus					
High	Low	Load Control Register from Transmitter Bus					
High	High	Read Status Register from Receiver Bus					

TABLE 4. REGISTER SELECTION

In mode 1 the 1854A is compatible with an 8 bit bidirectional bus system. The Receiver and Transmitter buses can be connected together externally to directly interface with the microprocessor bus. The I/O control signals generated by the 1802 can be connected directly to the 1854A as shown on the front page.

To initiate the UART operation the Clear input is pulsed which resets the Control, Status and Receiver Holding Registers and sets the Serial Data Out (SDO) to a logic high. The Control Register is then loaded from the Transmitter bus to determine the operating configuration for the UART. Data is transferred over the transmitter bus to the Control Register during the TPB lock output from the 1802 when the UART is selected (CS 1•CS 2•CS 3 = 1) and the control Register is designated (RSEL) = high, RD/WR = low). The status register of the 1854A can be read onto the Receiver bus (R BUS 0 — R BUS 7) to determine the UART status. Some of these bits are also available at separate terminals as indicated in the mode 1 block diagram.


B. Transmitter Operation

Before transmitting, the Transmit Request (TR) bit in the Control Register must be set. This is done by executing the operation to load the Control Register with the TR bit set (bit 7) in the byte transmitted over the bus. When bit 7 is high it inhibits changing of the other control bits. Therefore, two loads are required: one to format the UART, the second to set TR. When TR has been set a Transmitter Holding Register Empty (THRE) interrupt will occur, signaling the microprocessor (normally through the INTR or EF lines) that the Transmitter Holding Register is empty and may be loaded with data. Setting TR also sets a low level on the Request To Send (RTS) output to peripherals (such as a modem).

The Transmitter Holding Register is loaded from the bus by TPB during execution of an Output instruction from the microprocessor. The 1854A UART is selected by (CS.1 - CS.2 - CS.3 = 1). The Transmitter Holding Register is selected by RSEL = low and RD/ \overline{WR} = low. When the Clear To Send (\overline{CTS}) input signal is low the Transmitter Shift Register is loaded with the contents of the Transmitter Holding Register and data transmission will begin. If \overline{CTS} is low the Transmitter Shift Register will be loaded on the first high-to-low edge of the clock which occurs at least 1/2 clock period after the TPB trailing edge. Transmission of the start bit occurs 1/2 clock period later (see Fig. 5). Parity (if programmed) and stop bit(s) are transmitted following the last data bit. If the word length selected is less than 8 bits, the most significant unused bits in the transmitter shift register will not be transmitted.

One transmitter clock period after the Transmitter Shift Register is loaded the THRE signal goes to a low and the interrupt is asserted (INT goes low). The next character to be transmitted can then be loaded into the Transmitter Holding Register and its Start bit will immediately follow the last Stop bit of the previous character. This cycle is repeated until the last character is transmitted, at which time a final THRE•TSRE interrupt will occur. This interrupt signals the microprocessor that the TR control bit can be turned off by reloading the original control byte with the TR bit = 0. This also terminates the Request To Send (RTS) signal.

The Serial Data Out (SDO) line can be held low by setting the Break bit (bit 6) in the Control Register to a high. SDO is held low until the Break bit is reset.



- * The Holding Register is Loaded On the Trailing Edge of TPS.
- ** The Transmitter Shift Register is Loaded On the First High-to-Low Transition of the Clock Which Occurs at Least 1/2 Clock Period + t_{TC} After the Trailing Edge of TPS, and Transmission of a Start Bit Occurs 1/2 Clock Period + t_{CD} Later.
- † Write is the Overlap of TPS, CS 1 and CS 3 = 1 and CS 3, RD/ \overline{WR} = 0.

FIGURE 5. TRANSMITTER TIMING DIAGRAM — MODE 1

DYNAMIC ELECTRICAL CHARACTERISTICS at $T_A = -40$ to +85 °C, $V_{DD} \pm 5\%$, t_r , $t_f = 20$ ns, $V_{IH} = 0.7$ V_{DD} , $V_{IL} = 0.3$ V_{DD} , $C_L = 100$ pF, See Figs. 5 and 6.

			LIMITS					
CHARACTERISTICS		V _{DD}	18	54A	185	4AC	UNITS	
		(V)	Typ.1	Max. ²	Typ.1	Max.2		
Transmitter Timing —	MODE 1							
Minimum Clock Period	tCC	5 10	250 125	310 155	250 —	310	ns	
Minimum Pulse Width: Clock Low Level	^t CL	5 10	100 75	125 100	100	125 —	ns	
Clock High Level	^t CH	5 10	100 75	125 100	100	125	ns	
ТРВ	tTT.	5 10	100 50	150 75	100	150 —	ns	
Minimum Setup Time: TPB to Clock	^t TC	5 10	175 90	225 150	175 —	225 —	ns	
Propagation Delay Time: Clock to Data Start Bit	tCD	5 10	300 150	450 225	300	450 —	ns	
TPB to THRE	^t TTH	5 10	200 100	300 150	200	300 —	ns	
Clock to THRE	^t CTH	5 10	200 100	300 150	200	300	ns	
CPU Interface — WRIT	TE Timing — M	ODE 1						
Minimum Pulse Width: TPB	tтт	5 10	100 50	150 75	100	150 —	ns	
Minimum Setup Time: RSEL to Write	^t RSW	5 10	50 25	75 40	50 —	75 —	ns	
Data to Write	tDW	5 10	−100 −50	−75 −35	-100 -	-75 -	ns	
Minimum Hold Time: RSEL after Write	twrs	5 10	50 25	75 40	50 —	75 —	ns	
Data after Write	tWD	5 10	75 40	125 60	75 —	125	ns	

NOTE 1: Typical values are for $T_A = +25$ °C and nominal voltages.

NOTE 2: Maximum limits of minimum characteristics are the values above which all devices function.







FIGURE 6. MODE 1 CPU INTERFACE (WRITE) TIMING DIAGRAM

C. Receiver Operation

The receive operation begins when a start bit is detected at the Serial Data In (SDI) input. After detection of the first high-to-low transition on the SDI line, a valid START bit is verified by checking for a low level input 71/2 receiver clock periods later. After verification of a valid Start bit, the following data bits, parity bit (if programmed) and Stop bit(s) are shifted into the Receiver Shift Register by being sampled every sixteen clocks (at clock pulse 7½). On count 7½ of the first Stop bit the data in the Receiver Register is loaded into the Receiver Holding Register. If the word length is less than 8 bits, zeros (low level outputs) are loaded into the unused left-most (significant) bits. If $\overline{\text{Data Available}}$ ($\overline{\text{DA}}$) has not been reset by the time the Receiver Holding Register is loaded, the Overrun Error (OE) status bit is set. One half clock period later the Parity Error (PE) and Framing Error (FE) status bits become valid for the character in the Receiver Holding Register. Also, at this time, the Data Available (DA) and Interrupt (INT) outputs go low, signaling to the microprocessor that a received character is available to be read. The microprocessor responds by executing an Input instruction. The UART's 3-state bus drivers are enabled when the UART is selected (CS $1 \cdot \overline{CS2} \cdot \overline{CS3} \cdot \overline{CS3} \cdot \overline{CS3} \cdot \overline{CS3} = 1$) and RD/WR is high. Data is read when RSEL = low and status is read when RSEL = high. When reading data, TPB latches the data in the microprocessor and resets the Data Available (DA) signal in the UART. This sequence is repeated for each serial character which is received from the peripheral.



 $[^]st$ IF A START BIT OCCURS AT A TIME LESS THAN $_{
m tDC}$ BEFORE A HIGH-TO-LOW TRANSITION OF THE CLOCK, THE START BIT MAY NOT BE RECONGIZED UNTIL THE NEXT HIGH-TO-LOW TRANSITION OF THE CLOCK. THE START BIT MAY BE COMPLETELY ASYNCHRONOUS WITH THE CLOCK

FIGURE 7. MODE 1 RECEIVER TIMING DIAGRAM

^{**} READ IS THE OVERLAP OF CS 1, CS 3, RD/ \overline{WR} = 1 and \overline{CS} 2 = 0. IF A PENDING DA HAS NOT BEEN CLEARED BY A READ OF THE RECEIVER HOLDING REGISTER BY THE TIME A NEW WORD IS LOADED INTO THE RECEIVER HOLDING REGISTER, THE OE SIGNAL WILL COME TRUE.

⁺ OE AND PE SHARE TERMINAL 15 AND ARE ALSO AVAILABLE AS TWO SEPARATE BITS IN THE STATUS REGISTER.

DYNAMIC ELECTRICAL CHARACTERISTICS at T_A = - 40 to + 85°C, V_{DD} \pm 5%, t_f, t_f = 20 ns, V_{IH} = 0.7 V_{DD}, V_{IL} = 0.3 V_{DD}, C_L = 100 pF, See Figs. 7 and 8.

					LIM	ITS			_
CHARACTERISTICS		V _{DD}		1854A			1854AC		UNITS
		(V)	Min.	Typ.1	Max.2	Min.	Typ. ¹	Max. ²	
Receiver Timing — MO	ODE 1								
Minimum Clock Period	tCC	5 10	_	250 125	310 155	_	250	310 —	ns
Minimum Pulse Width: Clock Low Level	tCL	5 10	_	100 75	125 100	_	100	125 —	ns
Clock High Level	tCH	5 10	_	100 75	125 100	_	100 —	125 —	ns
ТРВ	tTT	5 10	_	100 50	150 75	_	100	150	ns
Minimum Setup Time: Data Start Bit to Clock	tDC	5 10	_	100 50	150 75	_	100	150 —	ns
Propagation Delay Time: TPB to DATA AVAILABLE	^t TDA	5 10	_	220 110	325 175		220 —	325	ns
Clock to DATA AVAILABLE	^t CDA	5 10	_	220 110	325 175	_	220 —	325	ns
Clock to Overrun Error	^t COE	5 10		210 105	300 150	_	210 —	300	ns
Clock to Parity Error	tCPE	5 10	_	240 120	375 175	_	240 —	375 —	ns
Clock to Framing Error	^t CFE	5 10	_	200 100	300 150	_	200	300	ns
CPU Interface — READ	Timing — M	IODE 1			1				
Minimum Pulse Width: TPB	^t TT	5 10	_	100 50	150 75	_	100 —	150 —	ns
Minimum Setup Time: RSEL to TPB	^t RST	5 10	_	50 25	75 40	_	50 —	75 —	ns
Minimum Hold Time: RSEL after TPB	^t TRS	5 10	_	50 25	75 40	_	50 —	75 —	ns
Read to Data Access Time	^t RDDA	5 10	_	200 100	300 150	_	200 —	300	ns
Read to Data Valid Time	^t RDV	5 10	_	200 100	300 150	_	200	300	ns
RSEL to Data Valid Time	tRSDV	5 10		150 75	225 125	_	150	225 —	ns
Hold Time: Data after Read	^t RDM	5 10	50 25	150 75	_	50 —	150	_	ns

NOTE 1: Typical values are for T_A = + 25°C and nominal voltages.

NOTE 2: Maximum limits of minimum characteristics are the values above which all devices function.




FIGURE 8. MODE 1 CPU INTERFACE (READ) TIMING DIAGRAM

Control Register Bit Assignment

H 1854A/1854AC

	Bit	7	6	5	4	3	2	1	0			
	Signal	TR	BREAK	ΙE	WLS2	WLS1	SBS	EPE	PI			
Bit	Signal						F	unction				
0	Parity Inhibit (PI)		held	low. If pa	arity is in	-	ne stop b				he PE Status the last data	
1	Even Parity Enable (EPE)			-		arity is ge is selecte		by the tra	ansmitter a	ınd checke	ed by the rec	eiver.
2	Stop Bit Select (SBS)		See t	able bel	ow.							
3	Word Length Select 1 (WLS1)		See t	able bel	ow.							
4	Word Length Select 2 (WLS2)		See t	able bel	OW.							
				Bit 4 VLS2		t 3 .S1	Bit 2 SB S		Func			
				0	()	0	5 da	ata bits, 1	stop bit		
				0	()	1	5 da	ata bits, 1.	5 stop bits		
				0	•	1	0	6 da	ata bits, 1	stop bit		
				0	•	1	1	6 da	ata bits, 2	stop bits		
				1	()	0	7 da	ata bits, 1	stop bit		
				1	()	1	7 da	ata bits, 2	stop bits		
				1	•	I	0		ata bits, 1	•		
				1		I	1	8 da	ata bits, 2 :	stop bits		
5	Interrupt Enable (IE	:)			h THRE, ditions, T		E•TSRE,	CTS, and	d PSI inter	rupts are e	enabled (see	1
6	Transmit Break (Break)		regist the fo transi SDO	ter has b llowing mitted w	een set hoccurs – ord will r set high v	nigh, SDC - Clear g not be val) will stay oes low; id since	low unt CTS goe there car	til the brea es high; or n be no sta	k bit is res a word is	t in the contr set low or on transmitted. OO is already a word	e of The
7	Transmit Request (TR)									ter is initiate ne bus, this b	

D. Peripheral Interface

In addition to serial data in and out, four signals are provided for communication with a peripheral. The Request To Send (RTS) output signal alerts the peripheral to get ready to receive data. The Clear To Send (CTS) input signal is the response, signalling that the peripheral is ready. The External Status (ES) input latches a peripheral status level, and the Peripheral Status Interrupt (PSI) input senses a status change edge (high-to-low) and also generates an interrupt. For example, the modem Data Carrier Detect line could be connected to the PSI input on the UART in order to signal the microprocessor that transmission failed because of loss of the carrier on the communications line. The \overline{PSI} and \overline{ES} bits are stored in the Status Register (see below).

inhibits changing of other control flip-flops.)

Status Register Bit Assignment

Bit	7	6	5	4	3	2	1	0	_
Signal	THRE	TSRE	PSI	ES	FE	PE	OE	DA	
Also Available at Terminal	22*		-		14	15	15	19*	-

^{*}Polarity reversed at output terminal.

Bit	Signal	Function
0	Data Available (DA)	When set high, this bit indicates that an entire character has been received and transferred to the Receiver Holding Register. This signal is also available at Term. 19 but with its polarity reversed.
1	Overrun Error (OE)	When set high, this bit indicates that the Data Available bit was not reset before the next character was transferred to the Receiver Holding Register (i.e., the original data was lost). This signal OR'ed with PE is output at Term. 15.
2	Parity Error (PE)	When set high, this bit indicates that the received parity bit does not compare to that programmed by the Even Parity Enable (EPE) control. This bit is updated each time a character is transferred to the Receiver Holding Register. This signal OR'ed with OE is output at Term. 15.
3	Framing Error (FE)	When set high, this bit indicates that the received character has no valid stop bit, i.e., the bit following the parity bit (if programmed) is not a high-level voltage. This bit is updated each time a character is transferred to the Receiver Holding Register. This signal is also available at Term. 14.
4	External Status (ES)	This bit is set high a low-level input at Term. 38 (ES).
5	Peripheral Status Interrupt (PSI)	This bit is set high by a high-to-low voltage transition at Term. 37 (\overline{PSI}). The Interrupt output (Term. 13) is also asserted (\overline{INT} = low) when this bit is set.
6	Transmitter Shift Register Empty (TSRE)	When set high, this bit indicates that the Transmitter Shift Register has completed serial transmission of a full character including stop bit(s). It remains set until the start of transmission of the next character.
7	Transmitter Holding Register Empty (THRE)	When set high, this bit indicates that the Transmitter Holding Register has transferred its contents to the Transmitter Shift Register and may be reloaded with a new character. Setting this bit also resets the $\overline{\text{THRE}}$ output (Term. 22) low and causes an Interrupt $(\overline{\text{INT}} = \text{low})$, if TR is high.

INTERRUPT CONDITIONS

SET* (INT = LOW)	RESET (II	NT = HIGH)		
CAUSE	CONDITION	TIME		
DA (Receipt of data)	Read of data	TPB leading edge		
THRE ▲ (Ability to reload)	Read of status or write of character	TPB leading edge		
THRE•TSRE (Transmitter done)	Read of status or write of character	TPB leading edge		
PSI (Negative edge)	Read of status	TPB trailing edge		
CTS (Positive edge when THRE•TSRE)	Read of status	TPB leading edge		

TABLE 5. INTERRUPT CONDITIONS

SIGNAL DESCRIPTION (1802 Compatible — Mode 1) Terminal

No.	Signal	Function
1	V_{DD}	Positive supply
2	Mode Select (Mode)	A high-level voltage at this input selects the 1802 Mode of operation.
3	V _{SS}	Ground
4	Chip Select 2 (CS 2)	A low-level voltage at this input together with CS 1 and CS 3 selects the 1854A UART.
5-12	Receiver Bus (R BUS 0 — R BUS 7)	Receiver parallel data outputs (may be externally connected to corresponding transmitter bus terminals).
13	Interrupt (INT)	A low-level voltage at this output indicates the presence of one or more of the interrupt conditions listed in Table 5.

^{*} Interrupts will occur only after the IE bit in the Control Register has been set ATHRE will cause an interrupt only after the TR bit in the Control Register has been set.

H 1854A/1854AC

14	Framing Error (FE)	A high-level voltage at this output indicates that the received character has no valid stop bit, i.e., the bit following the parity bit (if programmed) is not a high-level voltage. This output is updated each time a character is transferred to the Receiver Holding Register.
15	Parity Error or Overrun Error (PE/OE)	A high-level voltage at this output indicates that either the PE or OE bit in the Status Register has been set (see Status Register Bit Assignment).
16	Register Select (RSEL)	This input is used to choose either the Control/Status Registers (high input) or the transmitter/receiver data registers (low intput) according to the truth table 1.
17	Receiver Clock (R Clock)	Clock input with a frequency 16 times the desired receiver shift rate.
18	ТРВ	A positive input pulse used as a data load or reset strobe.
19	Data Available (DA)	A low-level voltage at this output indicates that an entire character has been received and transferred to the Receiver Holding Register.
20	Serial Data In (SDI)	Serial data received on this input line enters the Receiver Shift Register at a point determined by the character length. A high-level input voltage must be present when data is not being received.
21	Clear (Clear)	A low-level voltage at this input resets the interrupt flip-flop, Receiver Holding Register, Control Register, and Status Register, and sets Serial Data Out (SDO) high.
22	Transmitter Holding Register Empty (THRE)	A low-level voltage at this output indicates that the Transmitter Holding Register has transferred its contents to the Transmitter Shift Register and may be reloaded with a new character.
23	Chip Select 1 (CS 1)	A high-level voltage at this input together with $\overline{\text{CS 2}}$ and CS 3 selects the UART.
24	Request To Send (RTS)	This output signal tells the peripheral to get ready to receive data. Clear To Send (CTS) is the response from the peripheral. RTS is set to a low-level voltage when data is latched in the Transmitter Holding Register or TR is set high, and is reset high when both the Transmitter Holding Register and Transmitter Shift Register are empty and TR is low.
25	Serial Data Outupt (SDO)	The contents of the Transmitter Shift Register (start bit, data bits, parity bit, and stop bit(s)) are serially shifted out on this output. When no character is being transmitted, a high level is maintained. Start of transmission is defined as the transition of the start bit from a high-level to a low-level output voltage.
26-33	Transmitter Bus (T BUS 0 — T BUS 7)	Transmitter parallel data inputs. These may be externally connected to corresponding Receiver bus terminals.
34	Read/Write (RD/WR)	A low-level voltage at this input gates data from the transmitter bus to the Transmitter Holding Register or the Control Register as chosen by register select. A high-level voltage gates data from the Receiver Holding Register or the Status Register, as chosen by register select, to the receiver bus.
35	Chip Select 3 (CS 3)	A high-level voltage at this input with CS 1 and CS 2 selects the UART.
36	No Connection	
37	Peripheral Status Interrupt (PSI)	A high-to-low transition on this input line sets a bit in the Status Register and causes an Interrupt (INT = low).
38	External Status (ES)	A low-level voltage at this input sets a bit in the Status Register.
39	Clear To Send (CTS)	When this input from peripheral is high, transfer of a character to the Transmitter Shift Register and shifting of serial data out is inhibited.
40	Transmitter Clock (T Clock)	Clock input with a frequency 16 times the desired transmitter shift rate.

HUGHES SOLID STATE PRODUCTS

1800 CMOS Microprocessor Family Multiply/Divide Unit

DESCRIPTION

Hughes' 1855 is an 8 bit mode programmable multiply/divide unit which can be used to greatly increase the capabilities of 8 bit microprocessors. The 1855 interfaces directly to the 1802 microprocessor via the N-lines and can easily be configured to fit in either the memory or I/O space of generalized 8 bit microprocessors. The 1855 performs multiply and divide operations on unsigned, binary operators. It saves considerable memory space and execution time over the same functions as performed by coded multiply and divide software subroutines.

Add and shift right operations and subtract and shift left operations are used for multiply and divide functions respectively. The 1855 is cascadable up to 4 units for 32 x 32 bit multiply or $64 \div 32$ bit divide functions.

The 1855 operates over a 4-10.5 voltage range while the 1855C operates over a 4-6.5 voltage range. The 1855 is available in a 28 lead hermetic dual-in-line ceramic package (D suffix), plastic package (P suffix), cerdip (Y suffix) or leadless chip carrier (L suffix). Devices in chip form are available upon request.


FEATURES

- Static silicon gate CMOS circuitry
- Interfaces directly to 1802A microprocessor without additional components.
- Easy interface to general 8 bit microprocessors.
- Low power dissipation
- Single non-critical voltage supply

- Cascadable up to 4 units for 32 bit by 32 bit multiply or 64 ÷ 32 bit divide
- 8 bit by 8 bit multiply of 16 ÷ 8 bit divide in 5 μs at 5V or 2.5 μs at 10V typical
- Significantly increased throughput of µp used for arithmetic calculations.

SYSTEM INTERCONNECT Typical 1800 System with 1855

PIN CONFIGURATION



ABSOLUTE MAXIMUM RATINGS

DC Supply-Voltage Range, (VCC, VDD)
(All Voltage Values referenced to VSS Terminal)

VCC < VDD:

Input Voltage Range, all inputs -0.5 to V_{DD} + 0.5 Volts

DC Input Current, any one input ± 10mA

Operating-Temperature Range (TA)

 NOTE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

OPERATING CONDITIONS at TA = Full Package Range

		LIMITS					
CHARACTERISTICS	18	185	55C	UNITS			
	Min.	Max.	Min.	Max.			
DC Operating Voltage Range	4	10.5	4	6.5			
Input Voltage Range	Vss	V _{DD}	VSS	V _{DD}	V		

STATIC ELECTRICAL CHARACTERISTICS at $T_A = -40$ to + 85°.

	CC	ONDITIO	NS			LIN	MITS			
CHARACTERISTICS	٧o	VIN	V _{DD}		1855			1855C		UNITS
	(v)	(V)	(V)	Min.	Typ.1	Max.	Min.	Typ.1	Max]
Quiescent Device	_	0, 5	5	_	0.01	50	_	0.02	200	μA
Current, IDD		0, 10	10		1	200		_	_	7 "
Output Low (Sink)	0.4	0, 5	5	1.6	3.2		1.6	3.2	_	
Current, IOL	0.5	0, 10	10	2.6	5.2	_	_	_	_	mA
Output High (Source)	4.6	0, 5	5	1.15	2.3	_	1.15	2.3		
Current, IOH	9.5	0, 10	10	2.6	5.2	_	_	_	_	
Output Voltage		0, 5	5	_	0	0.1	***	0	0.1	
Low-Level, VOL ²	_	0, 10	10	_	0	0.1	_		_	
Output Voltage	_	0, 5	5	4.9	5	-	4.9	5	_	
High-level, V _{OH} ²	_	0, 10	10	9.9	10	_	_	_	-	V
Input Low	0.5, 4.5	_	5	_	_	1.5	_	_	1.5	
Voltage, V _{IL}	0.5, 9.5		10		_	3	_	_		
Input High	0.5, 4.5	-	5	_	3.5	-	3.5	_	_	
Voltage, V _{IH}	0.5, 9.5	-	10		7	_	_	_	_	
Input Current,	_	0, 5	5	_	± 10 ⁻⁴	<u>+</u> 1	_	± 10 ⁻⁴	<u>+</u> 1	
IIN	-	0, 10	10	_	± 10 ⁻⁴	+ 1	_	_		μА
3-State Output Leakage	0, 5	0, 5	5	_	_	<u>+</u> 15			<u>+</u> 15	,
Current, IOUT	0, 10	0, 10	10			<u>+</u> 15	_	_	-	
Operating Current,	_	0, 5	5	_	2	5	_	2	5	mA
I _{DD} 3	_	0, 10	10	-	4	10	_	_	-	
Input Capacitance, C _{IN}	_	-	_	_	5	7.5	_	5	7.5	pF
Output Capacitance, COUT	_	-	_	_	10	15	-		15	

Notes: 1. Typical values are to $T_A = +25$ °C and nominal voltage.

^{2.} IOL = 1 µA.

^{3.} Operating current measured in a 1802A at 2 MHz with outputs floating.

DYNAMIC ELECTRICAL CHARACTERISTICS at T_A = -40 to +85 °C, $V_{DD} \pm 5\%$ t_r, t_f = 20ns, $V_{IH} = 0.7$ V_{DD} , V_{IL} = 0.3 V_{DD}, C_L = 100 pF (See Timing Diagram)

CHARACTERISTICS1	SYMBOL				FIR	AITS				
CHARACTERISTICS.	STMBOL	V _{DD}	Min.	1855		1855C			UNIT	
WRITE CYCLE	1	(V)	MIN.	Typ.2	Max.	Min.	Тур.2	Max.		
	T	5		50	75	1	F0	75	T	
Minimum Clear Pulse Width	t _{CLR}				·		50	/5		
		10		25	40					
Minimum Write Pulse Width	tww	5		150	225		150	225	_	
	10.10	10		75	115				_	
Minimum Data-In Setup	^t DSU	5	-	75	0	1	-75	0	_	
The state of the s		10		-40	0	-		_	ns	
Minimum Data-In Hold	t _{DH}	5		50	75	-	50	75		
		10		25	40	taki-				
Minimum Address to Write Setup	†ASU	5	-	50	75	_	50	75		
	ASU	10		25	40		_			
Minimum Address after Write Hold	t _{AH}	5		50	75		50	75		
minimum regions unter trine field	'AH	10		25	40	-	-			
READ CYCLE	-			L		1				
OF . O O		5	***	200	300		200	300	T	
CE to Data Out Active	tCDO	10		100	150	-		-	-	
		5	_	300	450		300	450	-	
CE to Data Access	^t CA	10				200			-	
		5		150 300	225 450		200	450		
Address to Data Access	¹AA ¹DOH						300	450		
		10		150	225		-			
Data Out Hold After CE		5	50	150	225	50	150	225	_	
		10	25	75	115					
Data Out Hold After Read	tрон	5	50	150	225	50	150	225	_ ns	
		10	25	75	115		_		_	
Read to Data Out Active	t _{RDO}	5		200	300	-	200	300		
	HUU	10	-	100	150					
Read to Data Access		5	-	200	300	-	200	300		
Head to Data Access	^t RA	10	-	100	150	-	_			
20.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1		5	50	200	300	50	200	300	-	
Strobe to Data Access	¹SA	10	25	100	150	-	100	500	-	
		5		150	225	_	150	225		
Minimum Strobe Width	tsw	10		75	115		130	- 223		
PERATION TIMING				7.5	113					
	Γ	6	2		_	1 0			1	
∕laximum Clock Frequency ³	[†] CF	5	3	8		3	4			
0.765		10	6						МН	
Maximum Shift Frequency	†SF	5	1.5	2	_	1.5	2	-		
1 Device) ⁴	'SF	10	3	4	-	-	_	-		
ninimum Clock Width	t _{CLK0}	5		100	150	-	100	150	ns	
	t _{CLK1}	10		50	75	_	_	no.	118	
Assimum Clask Borind		5		250	333		250	333	1	
Minimum Clock Period	t _{CLK}	10		125	167	-		_	-	
		5	_	200	300	_	200	300	-	
Clock to Shift Prop. Delay	t _{CSH}	10	_	100	150				-	
	**************************************	5	_	50	67	-	50	67		
finimum C.I. to Shift Setup	tsu tsu	10		25	33		50	6/		
									-	
C.O. from Shift Prog. Delay	t _{PLH}	5		450	600	_	450	600	_	
	t _{PHL}	10		225	300			_	-	
finimum C.I. from Shift Hold	t _H	5	_	50	75	-	50	75		
	.,	10		25	40			_	ns	
nimum Register Input Setup to	terr	5	_	20	10		-20	10		
	tsu	10	***	-10	10	-	_		1	
Register after Shift Prop. Delay	ron Delay	5	-	400	600	-	400	600		
egrator after Strift F10p. Delay	^t PLH ^t PHL	10		200	300	_	-			
		5		50	100	-	50	100	┪	
finimum Register after Shift Hold	t _H	10	-	25	50	_		-	-	
	tour	5		100	150		100	150		
i i	tpLH	1 0		100	100	1	100	150	1	
O. from C.I. Prop. Delay		10		F.C.	20				-	
O. from C.I. Prop. Delay	t _{PHL}	10	-	50 80	75 120	-	80	120		


Notes:

1. Maximum limits of minimum characteristics are the values above which all devices function.

^{2.} Typical Values are for $T_A = +2.5^{\circ}$ C and nominal voltages.


3. Clock frequency and pulse width are given for systems using the internal clock option of the 1855. Clock frequency equals shift frequency for systems not using the internal clock option.

4. Shift period for cascading of devices is increased by an amount equal to the C.O. to C.I. Prop. Delay for each device added.




TIMING DIAGRAMS H 1855/1855C

Write Timing And Operation Timing



Read Timing



CONTROL TRUTH TABLE

		INP	JTS*			
CE	RA 2 (N 2)	RA 1 (N 1)	RA 0 (N 0)	RD/WE (MRD)	STB (TPB)	RESPONSE
0	×	X	Х	X	X	NO ACTION (BUS FLOATS)
X	0	X	X	X	X	NO ACTION (BUS FLOATS)
1	1	0	0	1	X	X TO BUS) INCREMENT SEQUENCE
1	1	0	1	1	X	Z TO BUS COUNTER WHEN
1	1	1	0	1	X	Y TO BUS STB AND RD = 1
1	1	1	1	1	X	STATUS TO BUS
1	1	0	0	0	1	LOAD X FROM BUS INCREMENT
1	1	0	1	0	1	LOAD Z FROM BUS SEQUENCE
1	1	1	0	0	1	LOAD Y FROM BUS COUNTER
1	1	1	1	0	1	LOAD CONTROL REGISTER
1	1	X	×	0	0	NO ACTION (BUS FLOATS)

^{*() = 1800} system signals. 1 = High Level, 0 = Low Level, X = High Level or Low Level

REGISTER BIT ASSIGNMENT CONTROL/REGISTER BIT ASSIGNMENT

		BITS								
7	6	5	4	3	2	1	0			
SHIFT RATE SELECT	RESET CONT. SEQUENCE COUNTER	NUMBER OF MDU		RESET CONT. Y REG.	RESET CONT. Z REG.	OPERATION				
0 = Clock	1 = Reset	00 = Four	1855's	1 = Reset Y	1 = Reset Z	00 = No C	•			
frequency	sequence	01 = Three	o 1855'e	register	register	(except re	set controls			
1 = Select	counters	01 - 11116	e 1000 3			01 = Multi	ply			
option*		10 = Two	1855's							
						10 = Divid	le			
		11 = One	1855							
					1	11 = Inval	id State			

^{*}Select shift rate option:

One 1855 = shift rate = clock frequency ÷ 2

Two 1855's = shift rate = clock frequency ÷ 4

Three or four 1855's = shift rate = clock frequency ÷ 8

STATUS REGISTER BIT ASSIGNMENT

BIT	7	6	5	4	3	2	1	0
Output	0	0	0	0	0	0	0	O.F.

O.F. = 1 if overflow (only valid after a divide has been done).

FUNCTIONAL DESCRIPTION

The 1855 performs an 8N-bit by 8N-bit multiply with a 16N-bit results and 16N bit by 8N-bit divide yielding an 8N-bit result plus an 8 bit remainder. The N represents the number of cascaded 1855s from 1 through 4. All operations require 8N + 1 shift pulses.

The 1855 contains X, Y and Z registers for loading the operands and saving the results, the control register for initializing the multiply or divide operation, and a status register for storing an overflow flag. There are two register address lines (RA 0-RA 1) provided to select the appropriate register for loading or reading. The RD/WE and STB lines are used in conjunction with the RA lines to determine the exact MDU response (see Control Truth Table).

When multiple MDUs are cascaded, the loading of each register is done sequentially. The first selection of any register loads the most significant 1855, the second loads the next significant and so on. Registers are also read out sequentially. This is accomplished by internal counters on each 1855 which are decremented by STB during each register selection. When the counter matches the chip number (CN 1, CN 0 lines), the device is selected. These counters must be cleared with a clear pulse on pin 2 or with bit 6 in the control word (See Control Register Bit Assignment Table) in order to start each sequence of accesses with the most significant device.

The 1855 has a built-in clock prescaler which can be selected via bit 7 on the control register. The prescaler may be necessary in cascaded systems operating at high frequencies or in systems where a suitable exact frequency is not available. This need is to provide for propagation delay of the carry output signal. Without the prescaler select, the shift frequency is equal to the clock input frequency. With the prescaler selected, the rate depends on the number of MDUs as defined by bits 4 and 5 of the control word. For one MDU, the clock frequency is divided by two; the two MDUs the clock frequency is divided by four and for three or four MDUs the clock frequency is divided by eight.



A. Initialization and Controls:

The 1855 must be cleared by a low signal input on pin 2 during power on. This prevents bus contention problems at YL, YR and ZL, and ZR terminals. It also resets the sequence counters and shift pulse generator.

Prior to loading any other registers, the control register must be loaded to specify the number of 1855s being cascaded. Once the number of devices has been specified and sequence counters cleared with a clear pulse or bit 6 of the control word, the X, Y and Z registers can be loaded as defined in the control truth table. Registers can be loaded in any sequence. Successive loads to a given register will always proceed sequentially from the most significant byte to the least significant byte as described previously. Resetting the sequence counters selects the most significant MDU. In a four MDU system, loading all MDUs results in the sequence counter pointing to the first MDU again while in all other configurations it must be reset prior to each series or register reads or writes.

OPERATION, cont.

B. Multiply Operation:

$$(X) \times (Z) + (Y) \Rightarrow (Y) (Z);$$
 (X) unchanged

The two numbers to be multiplied are loaded in the X and Z registers. The result will be in the Y and Z register with Y being the more significant half and Z the less significant half. The X register will be unchanged after the operation is completed.

The original contents of Y register are added to the product of X and Z. Bit 3 of the control word will reset register Y to zero if desired.

C. Divide Operation:

$$\frac{(Y)}{(X)}$$
 \Rightarrow (Z) = quotient, (Y) = remainder; $\overline{C.O.}/\overline{O.F.}$ in status byte.

The divisor is loaded into the X register. The dividend is loaded in the Y and Z registers with the more significant half in the Y register and less significant half in the Z register. The X register will be unaltered by the operation. The quotient will be in the Z register while the remainder will be in the Y register. An overflow will be indicated by the $\overline{\text{C.O.}}/\overline{\text{O.F.}}$ of the most significant MDU and can also be determined by reading the status byte.

The overflow indicator will be set at the start of the divide operation if the resultant will exceed the size of the Z register (8N-bits).

The Z register can be reset using bit 2 of the control word and another divide can be performed in order to further divide the remainder.


Programming Examples:

Connection to an 1802A Microprocessor in direct I/O mode (N lines connected to R inputs).


FΦE1 ₁₆ X	(2D3C ₁₆	Multiply			Divide	B4A59685 ₁₆
FФE1 ₁₆ X LDI #ФФ PLO R2 LDI #1Ф PHI R2 OUT 7, #60 OUT 4, #FФ OUT 4, #E1 OUT 5, #3C OUT 7, #69 SEX R2 INP 6; IRX INP 6; IRX INP 5; IRX	R ₂ = 1 P P P Load control wreset/sequence Load MSB of X Load LSB of X Load MSB of Z Load LSB of Z Load control w	rord with 2 MDUs and e counters. reg. reg. (X) = FΦE1 reg. reg. (Z) = 2D3C rord with 2 MDUs, reset bunters and do multiply from Y reg. to	·	}	R ₂ = 2 of load co = Y reging = Z reging Load co Quotier 2ΦΦΦ,	4F3Φ16 p Φ Φ Introl word ister (Y) = BYA5 ister (Z) = 9685 ister (X) = 4F3Φ Introl word for divide function Introl for z register to mem. 2Φ Φ 3 der from y register to mem.

APPLICATION H 1855/1855C

(A) Cascading 3 MDUs in 1802A system with MDU being accessed as an I/O port.



(B) Interfacing the 1855 to 8085 microprocessor as an I/O device.



SIGNAL DESCRIPTION

CE - CHIP ENABLE (Input):

A high on this pin enables the 1855 MDU to respond to the select lines. All cascaded MDUs must be enabled together. CE also controls the three state C.O./O.F. output of the most significant MDU.

Clear (Input):

The 1855 MDU(s) must be cleared upon power on with a low on this pin. The clear signal resets the sequence counters, the shift pulse generator, and bits 0 and 1 of the control register.

CTL-Control (Input):

This is an input pin. All CTL pins must be wired together and to the Y_L of the most significant 1855 MDU and the Z_R of the least significant 1855 MDU. This signal is used to indicate whether the registers are to be operated on or only shifted.

C.O./O.F. — Carry Out/Over Flow (Output):

The three state 1855 Carry Out signal is connected to CI (Carry-In) of the next more significant 1855 MDU, except on the most significant MDU. On that MDU it is an overflow indicator and is enabled when a chip enable is true. A low on this pin indicates that an overflow has occurred. The overflow signal is latched each time the control register is loaded, but is only meaningful after a divide command.

YL, YR — Y-Left, Y-Right:

These are three state bi-directional pins for data transfer between the Y registers of cascaded 1855 MDUs. The YR pin in an output and YL is an input during a multiply and the reverse is true at all other times. The YL pin must be connected to the YR pin of the next more significant MDU. An exception is the YL pin of the most significant MDU must be connected to the ZR pin of the least significant MDU and the CTL pins of all MDU's. Also the YR pin of the least significant MDU is tied to the ZI pin of the most significant MDU.

ZL, ZR — Z-Left, Z-Right:

These are three state bi-directional pins for data transfers between the Z registers of cascaded MDUs. The Z_R pin is an output and Z_L is an input during a multiply and the reverse is true at all other times. the Z_L pin must be tied to the Y_R pin of the next most significant MDU. An exception is the Z_L pin of the most significant MDU must be connected to the Y_R pin of the lest significant MDU. Also, the Z_R pin of the least significant MDU is tied to the Y_L of the most significant MDU.

Shift - Shift Clock:

This is a three state bi-directional pin. It is an output on the most significant MDU and an input on all other MDUs. It provides the MDU system's timing pulses. All Shift pins must be connected together for cascaded operation. A maximum of the 8N + 1 shifts are required for an operation where N equals the number of MDU devices cascaded.

Clk - Clock (Input):

This pin should be grounded on all but the most significant MDU. There is an optional reduction of clock frequency available on this pin, if so desired, controlled by bit 7 of the control byte.

Stb — Strobe (Input):

When RD/\overline{WE} , low data, is latched from bus lines on the falling edge of this signal, it may be asynchronous to the clock. Strobe also increments the selected register's sequence counter during reads and writes. TPB would be used in 1802A systems.

RD/WE — Read/Write Enable (Input):

This signal defines whether the selected register is to be read from or written to. In the 1802A systems use MRD if MDUs are addressed as I/O devices; MWR is used if MDUs are addressed as memory devices.

SIGNAL DESCRIPTION, cont.

H 1855/1855C

RAΦ, RA 1, RA 2 — Register Address (Input):

These input signals define which register is to be read from or written to. It can be seen in the Control Truth Table that RA 2 can be used as a chip enable. It is identical to the CE pin, except only CE controls the tristate C.O. / O.F. on the most significant MDU. In the 1802A systems use N lines if MDUs are used as I/O devices; use address lines or function of address lines if MDUs are used as memory devices.

Vss - Ground:

Power supply line.

BUS 0 — BUS 7 — Bus Lines:

Three state bidirectional bus for direct interface with 1802A series and other 8-bit microprocessors.

Z_R — Z-Right:

See signal Z

YR — Y-Right:

See signal YL

CI-Carry-In (Input):

This is an input for the carry from the next less significant MDU. On the least significant MDU, it must be high (VDD) on all others and connected to the $\overline{\text{CO}}$ pin of the next less significant MDU.

CNΦ, CN 1 — Chip Number (Input):

These two input pins are wired high or low to indicate the MDU position in the cascaded chain. Both are high for the most significant MDU regardless of how many 1855 MDUs are used. Then CN 1 = high and CN 0 = low for the next MDU and so forth.

VDD --- V+:

Power supply line.

HUGHES SOLID STATE PRODUCTS

1800 CMOS Microprocessor Family 4-Bit Bus Buffers/Separators

DESCRIPTION


Hughes' 1856 and 1857 are 4-bit bus buffer/separators to allow data to be split from a single bi-directional bus into separate input and output busses. The 1857 is intended for peripheral or I/O bus control while the 1856 is intended for memory bus control. The difference between the two devices is in the polarity of the input buffer for the Memory Read ($\overline{\text{MRD}}$) signal. This signal is inverted in the 1857, and enables the $\overline{\text{MRD}}$ signal to set the input mode in the 1856 or to set the output mode in the 1857. When $\overline{\text{MRD}}$ = VDD the output mode is set in the 1856 and the input mode is set in the 1857.

The 1856 and 1857 operate over a 4-10.5 voltage range while the 1856C and 1857C operate over a 4-6.5 voltage range. The 1856 and 1857 are available in a 16 lead hermetic dual-in-line ceramic package (D suffix), plastic package (P suffix), cerdip (Y suffix) or leadless chip carrier (L suffix). Devices in chip form (H suffix) are available upon request.


FEATURES

- Static Silicon Gate CMOS Circuitry
- Compatible with 1802A Microprocessor
- Provides easy connection of Memory or I/O Devices to 1802A Microprocessor Bus
- Provides Non-inverted Bi-directional Buffered Data Transfer
- Chip Select for Simple System Expansion
- Low Quiescent and Operating Power

FUNCTIONAL DIAGRAM



PIN CONFIGURATION



ABSOLUTE MAXIMUM RATINGS

Operating Temperature Range (TA)	
Ceramic Package	-55 to + 125°C
Plastic Package	-40 to + 85°C
DC Supply-Voltage Range (VDD)	
(All voltage values referenced to VSS terminal)	
1856/1857	-0.5 to + 11 Volts
1856C/1857C	-0.5 to + 7 Volts
Storage Temperature Range (Tstg)	

NOTE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability

OPERATING CONDITIONS at TA = Full Package Temperature Range

	CONDITIONS LIMITS						
CHARACTERISTICS	(V)		856 857	18 18	UNITS		
		Min.	Max.	Min.	Max.		
Supply Voltage Range	_	4	10.5	4	6.5	V	
Recommended Input Voltage Range	_	VSS	V _{DD}	VSS	v_{DD}	V	


ELECTRICAL CHARACTERISTICS at T_A = -40 to +85°C Unless Otherwise Specified.

	C	ONDITION	IS	LIMITS						White and the second
CHARACTERISTICS	ν _ο (v)	V _{IN}	V _{DD} (V)		1856 1857	THE RESIDENCE OF THE PROPERTY		1856C 1857C	elesses () () () () () () () () () (UNITS
				Min.	Тур.*	Max.	Min.	Typ.*	Max.	
Static Electrical Characteristics at T _A = -	–40°C to +85°C U	nless Othe	erwise Spe	cified						
Quiescent Device	_	_	5	_	1	10		5	50	
Current, IL	_	_	10	_	10	100	_	_		μΑ
Output Low Drive	0.4	0, 5	5	1.6	3.2		1.6	3.2		mA.
(Sink) Current, IOL	0.5	0, 10	10	2.6	5.2			-		
Output High Drive	4.6	0, 5	5	—1.15	—2.3		—1.15	-2.3		mA.
(Source) Current IOH	9.5	0, 10	10	-2.6	-5.2				_	,
Output Voltage	_	0, 5	5		0	0.1		0	0.1	
Low Level V _{OL} 1	_	0, 10	10		0	0.1		_	_	V
Output Voltage		0, 5	5	4.95	5		4.95	5		
High Level, VOH		0, 10	10	9.95	10					
Input Low Voltage	0.5, 4.5	_	5	_		1.5		_	1.5	
VIL	0.5, 9.5		10	_	_	3	_			V
Input High Voltage	0.5, 9.5		5	3.5		-	3.5	_	_	
V _{IH}	0.5, 9.5		10	7	_	_	-	_	-	
Input Leakage	Any	0, 5	5	-		±1	_	_	<u>+</u> 1	μА
Current, I _{IN}	Input	0, 10	10	_		<u>±</u> 1	_	-	_	
Operating Current	0, 5	0, 5	5	_	50	100	_	50	100	μА
I _{DD12}	0, 10	0, 10	10	_	150	300		_		
Input Capacitance, C _{IN}	_	_	_	_	5	7.5	_	5	7.5	pF
Output Capacitance,COUT		_	_	_	10	15	_	10	15	pF
Dynamic Electrical Charactistics at T _A =	-40 to + 85°C, t _r	, t _f = 20 ns	C _L = 100	pF V _{DD} ±5	%, V _{IH} = 0	.7 V _{DD} , V	L = 0.3 VD	D		,
Propogation Delay Time:	_	_	5	_	150	225	_	150	225	ns
MRD or CS to DO, tED	_	_	10		75	125		_		
MRD or CS to DB,			5		150	225		150	225	ns
^t EB			10		75	125				
DI to DB,	_	_	5		100	150	_	100		ns
t _{IB}	-	_	10	_	50	75				
DB to DO.	_	_	5	_	100	150	_	100	150	ns
t _{DB}	_	_	10	_	50	75	_	_	_	

^{*}Typical values are for T_A = +25°C and nominal voltage.

NOTE 1: I_{OL} = I_{OH} = 1 μ A. NOTE 2: Operating current measured in a 1802A at 2MHz with outputs floating.


TIMING DIAGRAMS H 1856/1857



NOTE: ALL TIMES MEASURED FROM 50% POINT TO 50% POINT OF SIGNAL *POLARITIES ARE REVERSED FOR 1857

INVALID OR DON'T CARE CONDITION

APPLICATION



The Figure shows how two 1856 or two 1857 can be used as bus buffers or separators between an 8 Bit Bi-directional Data bus and I/O devices. The chip select input signal enables the bus separator three-state output drivers. The direction of data flow, when enabled, is controlled by the state of the MRD input signal.

SIGNAL DESCRIPTIONS

DB 0-DB 3: These four bi-directional <u>signals</u> can be used as data outputs or receiver inputs depending on the logic polarity of the <u>MRD</u> input signal. Data is non-inverted.

DI 0-DI 3: The four data inputs. They are enabled onto the corresponding DB lines when Chip Select (CS) and the Memory Read (MRD) signals are activated.

DO 0-DO 3: The four receiver outputs reflect the data on the DB lines when the Chip Select and Memory Read signals are activated.

CS: The Chip Select signal along with MRD controls the activation of the 1856 and 1857 as indicated in the table below. CS is active when it is a logic high (VDD).

 $\overline{\text{MRD}}$: The Memory Read signal controls the direction of data flow when Chip Select is enabled. In the 1856, when $\overline{\text{MRD}}$ = 0, it enables the three state bus drivers (DB 0-DB 3), and outputs data from the driver inputs (DI 0-DI 3) to the data bus. When $\overline{\text{MRD}}$ = 1, it disables the three-state bus drivers and enables the three-state data output drivers (DO 0-DO 3), transferring data from the data bus to the data outputs.

In the 1857, when $\overline{\text{MRD}}$ = 1 it enables the three-state bus drivers (DB 0-DB 3) and transfers data from the driver inputs (DI 0-DI 3) onto the data bus. When $\overline{\text{MRD}}$ = 0, it disables the three-state bus drivers (DB 0-DB 3) and enables the three-state data output drivers (DO 0-DB 3), transferring data bus to the data outputs.

1856 FUNCTION TABLEFor Memory Data Bus Separator Operation

cs	MRD	DATA BUS OUT DB 0-DB 3	DATA OUT DO 0-DO 3
0	х	HIGH IMPEDANCE	HIGH IMPEDANCE
1	0	DATA IN	HIGH IMPEDANCE
1	1	HIGH IMPEDANCE	DATA BUS

1857 FUNCTION TABLEFor I/O Bus Separator Operation

	cs	MRD	DATA BUS OUT DB 0-DB 3	DATA OUT DO 0-DO 3			
			DB 0-DB 3	DO 0-DO 3			
	0	×	HIGH IMPEDANCE	HIGH IMPEDANCE			
ı			INFEDANCE	IMPEDANCE			
	1	0	HIGH IMPEDANCE	DATA BUS			
	1	1	DATA IN	HIGH IMPEDANCE			

Information furnished by Hughes is believed to be accurate and reliable. However, no responsibility is assumed by Hughes for its use; nor for any infringements or patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Hughes.

HUGHES SOLID STATE PRODUCTS

500 Superior Avenue Newport Beach, CA 92663 Telephone (714) 759-2942 TWX: 910-596-1374 In Europe: Hughes Solid State Products Hughes International Service Co. Schmaedel Str. 22, 8000 Munich, Germany Telephone 49-89-834, 7088 Telex: 5213856 HSPD

Printed in U.S.A. 9/83 Supersedes Previous Data

HUGHES SOLID STATE PRODUCTS

1800 CMOS Microprocessor Family 4-Bit Memory Latch/Decoder

DESCRIPTION


Hughes' 1858 and 1859 are 4-bit memory address latch/decoders which control 4K bytes of memory. The 1858 provides chip select outputs to control up to 32 H1822 (organized 256 x 4) RAMs. The 1859 provides chip select outputs to control RAMs organized 1024 x 1. The Enable input allows expansion of memory systems beyond 4K bytes of memory. The chip select outputs are a function of the memory address bits connected to the MA 0-MA 3 lines.


The 1858 and 1859 operate over a 4-10.5 voltage range while the 1858C and 1859C operate over a 4-6.5 voltage range. The 1858 and 1859 are available in a 16 lead hermetic dual-in-line ceramic package (D suffix), plastic package (P suffix), cerdip (Y suffix), or leadless chip carrier (L suffix). Devices in chip form (H suffix) are available upon request.

FEATURES


- Static Silicon Gate CMOS Circuitry
- Interfaces Directly with 1802A Microprocessor
- Chip Enable pin allows easy expansion above 4K Bytes of Memory
- Low Quiescent and Operating Power
- Allows direct control of 4K bytes of memory
- 1858 is designed for 256 x 4 Memory Configuration
- 1859 is designed for 1024 x 1 Memory Configuration


PIN CONFIGURATION





FUNCTIONAL DIAGRAM





ABSOLUTE MAXIMUM RATINGS

/(DOOLO : : : : : :
Operating Temperature Range (TA)
Ceramic Package 55 to + 125 °C
Plastic Package
DC Supply-Voltage Range (VDD)
(All voltage values referenced to VSS terminal)
1858/1859
1858C/1859C
Storage Temperature Range (Tstg)65 to + 150°C

NOTE: Operating the device above the "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

OPERATING CONDITIONS at TA = Full Package Temperature Range

	CC	ONDITION	VS			LIM	ITS	2147124 (2)		
CHARACTERISTICS	v _o	VIN	VDD		1858 1859			1858C 1859C		UNITS
	(V)	(V)	(V)	Min.	Typ.*	Max.	Min.	Typ.*	Max.	2.0
Supply Voltage Range	_	-		4	-	10.5	4	_	6.5	٧
Recommended Input Voltage Range	_	_	_	V _{SS}	_	V _{DD}	Vss	-	٧ _{DD}	٧
Minimum Clock Pulse Width, tw1	_	_	5	_	50	75	_	50	75	
	_	_	10	_	25	40	_	_	_	ns
Minimum Data Setup Time, t _{DS} ¹		_	5	_	25	40	_	25	40	
	_	_	10	_	10	25	_	_	_	ns
Minimum Data Hold Time, T _{DH} ¹			5		0	25		0	25	
		_	10		0	10				ns
Static Electrical Characteristics at T_A	- 40°C to	o + 85°C	Unless C	therwise	Specified					
Quiescent Device Current, IL	_	0, 5	5	_	0.1	10	_	5	50	
	_	0, 10	10	_	1	100	_	_	_	μA
Output Low Drive (Sink) Current, IOL	0.4	0, 5	5	1.6	3.2	_	1.6	3.2	_	
	0.5	0, 10	10	2.6	5.2	_	-	_	_	mA
Output High Drive (Source) Current, IOH	4.6	0, 5	5	- 1.15	-2.3		- 1.15	- 2.3		
	9.5	0, 10	10	- 2.6	-5.2			_		mA
Output Voltage Low Level, VOL ²		0, 5	5	_	0	0.1	_	0	0.1	
		0, 10	10	_	0	0.1				V
Output Voltage High Level, VOH		0, 5	5	4.9	5	_	4.9	5	_	
		0, 10	10	9.9	10				_	
Input Low Voltage, V _{IL}	0.5, 4.5		5			1.5		-	1.5	,
	0.5, 9.5		10			3				V
Input High Voltage, V _{IH}	0.5, 9.5		5	3.5			3.5	_		
	0.5, 9.5		10	7	_					
Input Leakage Current, I _{IN}	Any	0, 5	5		10-4	±1		10-4	±1	
	Input	0, 10	10	-	10-4	±2	_			μA
Operating Current, I _{DD} ³		0, 5	5		50	100	-	50	100	
		0, 10	10	<u> </u>	150	300	 -			μА
Input Capacitance, C _{IN}		_	_		5	7.5		5	7.5	pF
Output Capacitance, COUT	-	-	_	-	10	15	-	-	_	_

^{*}Typical values are for $T_A = 25$ °C and nominal voltage

Note 1: Maximum limits of minimum characteristics are the values above which all devices function.

Note 2: $I_{OL} = I_{OH} \approx 1_{\mu A}$.

Note 3: Measured in an 1802 system at 2 MHz with open outputs.


PERATING CONDITIONS, cont.

H 1858/1859

	C	ONDITIO	NS	LIMITS						
CHARACTERISTICS	Vo	VO VIN	VDD	1858 1859				UNITS		
	(v)	(V)	(V)	Min.	Typ.*	Max.	Min.	Typ. *	Max.	
Dynamic Electrical Characteristics at TA	= -40 t	o + 85°C	C, t _r , t _f =	20 ns,CL	= 100pF,	V _{DD} ± 5%	6, V _{IH} =	0.7 V _{DD} ,	VIL = 0.	3 V _{DD}
Propogation Delay Times: Clock (Low-to-High) to	Enable	= 0	5	_	150	225	_	150	225	ns
Any Output, tCO			10	_	75	125	_		_	
Enable to	Clock	= 1	5	-	125	200	_	125	200	ns
Any Output, tEO			10	-	65	100	_	_	-	
Memory Address to All Outputs, t _{IO}	t _{IO} Clock = 1 Enable = 0		5	_	150	225	_	150	225	ns
			10	_	75	125	_	_	-	
Propogation Delay Times: Clock (Low-to-high) to			5	_	125	200	_	125	200	ns
A8, A9, A8, or A9, t _{CO}			10	_	65	100	_	_	_	
Clock (Low-to-High) to		_	5	_	175	275	_	175	275	ns
CE0, CE1, CE2, or CE3, t _{CO}	Enable	= 0	10	_	90	140	_	_	_	
Enable to CE0, CE1, CE2, or			5		125	200		125	200	ns
CE3, tEO			10	_	65	100	-	_	_	
MA0, MA1 to A8, A9, A8, or			5	_	100	150		100	150	ns
A9, t _{IO}		Ţ		_	50	75	-	_	_	
MA2, MA3 to CE0, CE1, CE2, or	Clock	= 1	5	_	150	225	_	150	225	ns
CE3, t _{IO}	Enable	= 0	10	_	75	125	_	_	-	


Typical values are for $T_A = 25$ °C and nominal voltage

IMING DIAGRAMS




INVALID OR DON'T CARE CONDITION

APPLICATIONS



IK x 8 memory system using 1858 and 1822s



4K x 8 memory system design using 1859 and 1K x 1 RAMs

SIGNAL DESCRIPTION

MA 0 – MA 3: 4 Bit Address inputs. MA 0 is the least significant input address bit and MA 3 is the most significant input address bit.

CLOCK: The MA 0 - MA 3 address bits are latched at the high to low transition of Clock input (TPA) in the 1858 and the 1859.

The 1858 and the 1859 can also be used in general purpose memory system application with a non-multiplexed address bus by connecting the Clock input to VDD.

ENABLE: In the 1858, when Enable = VDD, the CS outputs = VSS and the CE outputs = VDD. When Enable = VSS, the outputs are enabled and correspond to the binary decode of the inputs. The Enable input can be used for memory system expansion.

In the 1859, when $\overline{\text{Enable}} = \text{VDD}$, the CE outputs = VDD; when $\overline{\text{Enable}} = \text{VSS}$, $\overline{\text{CE}}$ outputs are enabled and correspond to the binary decode of the MA 3 and MA 2 inputs. Enable does not affect the latching or state of outputs A 8, $\overline{\text{A}}$ 8, A 9, or $\overline{\text{A}}$ 9.

A 8, A 9, A 9: These outputs represent the non-inverted and inverted state of the latched address inputs, MAO and MA1, in the 1859.

CE 0 - CE 3, CS 0 - CS 3: Decoded outputs. The decoding is shown in the truth tables below.

TRUTH TABLES

1858 DECODE TRUTH TABLE

ENABLE	DATA INPUTS		CS0 CS1 C		CS2 C	CS3	CE0	CE1	CE2	CE3	
	MA1	MAO									
0	0	0	1	0	0	0					
0	0	1_	0	1	0	0	NOT AFFECTED BY MA 1, MA0				
0	1	0	0	0	1	0					
0	1_	1	0	0	0	1					
	MA3	MA2									
0	0	0					0	1	1	1	
0	0	1			FECTE		1_	0	1	1	
0	1	0	В	Y MAS	8, MA2		1	1	0	1	
0	1	1					1	1	1	0	
1	x	x	0	0	0	0	1	1	1	1	

X = MA0, MA1, MA2, MA3 DON'T CARE

1859 DECODE TRUTH TABLE

ENABLE	DATA INPUTS		A8	A9	A8	A9	CE0	CE1	CE2	CE3	
	MA1	MAO									
0	0	0	0	0	1	1					
0	0	1	0	1	1	0	NOT AFFECTED BY MA1, MA0				
0	1	0	1	0	0	1					
0	1	1	1	1	0	0					
	MA3	MA2									
0	0	0					0	1	1	1	
0	0	1	N.	NOT AFFECTED			1	0	1	1	
0	1	0	BY MA3, MA2			1	1	0	1		
0	1	1					1	1	1	0	
1	х	х	NOT AFFECTED BY ENABLE				1	1	1	1	

X = MA0, MA1, MA2, MA3 DON'T CARE

Information furnished by Hughes is believed to be accurate and reliable. However, no responsibility is assumed by Hughes for its use; nor for any infringements or patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Hughes.

HUGHES SOLID STATE PRODUCTS

500 Superior Avenue Newport Beach, CA 92663 Telephone (714) 759-2942 TWX: 910-596-1374 In Europe: Hughes Solid State Products Hughes International Service Co. Schmaedel Str. 22, 8000 Munich, Germany Telephone: 49-89-834. 7088 Telex: 5213856 HSPD

Printed in U.S.A. Rev. N/C 6/83 Supersedes Previous Data

OF CONT		
VII s	PECIAL PURPOSE PRODUCTS	Special
grade and the strong	PECIAL PURPOSE PRODUCTS	
VIII		



SPECIAL PURPOSE PRODUCTS	
--------------------------	--


Datasheets are available from Hughes Representatives or Hughes Solid State Products.

HCTR 0107P	Counter/Latch/Decoder/Driver
HCTR 0200P	Decade Counter/Latch/Decoder/Driver
HCTR 0320AP	Frequency Synthesizer
HCTR 4010P	4 Decade Up/Down Counter
HCTR 6010	4½ Decade Counter
HDGP 1000	General Purpose PMOS Fet
HDIG 1030	Insulated Gate PMOS Fet
HLSS 0533Y	Single Chip, Heart Rate Monitor



BLE OF CONTENTS	A A A A A A A A A A A A A A A A A A A
VIII MILITARY PRODUCTS	Millary
, militar	

HUGHES SOLID STATE PRODUCTS



HCMOS Configurable Gate Arrays

For technical information on Hughes Quad Logic® Arrays, see pages 13-17.

FEATURES

- Standard Process is MIL. STD. 883B
- High Performance 3μ HCMOS Silicon Gate Technology
- TTL and CMOS I/O Compatability
- Output Buffer Options Provide Drive Currents of up to 16 mA
- Up to 172 I/O Buffers Available
- P Channel and N Channel Sizes for Symmetrical Switching (Wp = 2Wn)
- Extensive Macro Library Available
- Two Levels of Metal Interconnection
- Propagation Delays of 1.4 Nanoseconds and Data Rates up to 35 MHz



Military CMOS EEPROM 1024 X 8

DESCRIPTION

Hughes' HB 3108 is a 1K x 8 (8192 bits) CMOS Electrically Erasable Programmable Read Only Memory (E²PROM), tested in accordance with Military Standard 883B requirements. As such, it is intended for military or other applications which require superior performance and reliability over the wide temperature range of -55°C to +125°C.

Thorough testing screens ensure a high reliability device, allowing for over 10,000 erase/write cycles and greater than 10 years data retention and unlimited read cycles. The chip erase time and byte write times of 1 ms combine for a fast entire chip program time of about 1 sec. Both chip erase and byte write are controlled with TTL level pulses when V_{DD} is elevated to +16 Volts. A 3-line control architecture providing Chip Select (CS), Chip Enable (\overline{CE}), and Output Enable (\overline{OE}) allows for maximum flexibility in system implementation. The Hughes' CMOS process provides the advantages of low power to the EEPROM user with a typical quiescent current of 2 μ a.

The HB 3108 is available in a 24 lead hermetic dual-in-line ceramic package (D suffix) or leadless chip carrier (L suffix).


FEATURES

- 1K x 8 CMOS EEPROM
- TTL Level Erase/Byte Write Controls
- 1 ms Erase/Write Times
- 10,000 Erase/Write Cycles
- 10 year Data Retention


- 3-Line Control Architecture
- 10 μW Typical Quiescent Power Dissipation
- JEDEC Approved 24 pin DIP and LCC Pinouts

PIN CONFIGURATION

Leadless Chip Carrier



Ceramic Dip



ABSOLUTE MAXIMUM RATINGS

DC Supply Voltage Range -0.3 to + 18 Volts (All Voltages referenced to GND terminal) Input Voltage Range -0.3 to V_{DD} + 0.3 Volts

Operating Temperature Range

Ceramic Package -55 to + 125°C Storage Temperature Range -65 to + 150°C

NOTE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

	Read Mode	Write or Erase Mode
V _{DD} Supply Voltage	5 <u>+</u> 1 Volts	16 <u>+</u> 1 Volts
Temperature Range	−55°C to + 125°C	─55°C to + 125°C

DC OPERATING CHARACTERISTICS

Read: VDD = 6V Unless Otherwise Specified

SYMBOL		T _A = -55°C		T _A = +25°C		T _A = +125°C			TEST
	PARAMETER	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	UNITS	CONDITIONS
lCC1	Standby Current	_	100	_	100	_	200	μA	V _{IN} = 0 or V _{DD}
ICC1A	Active Current ¹	_	100	_	100	_	200	μA	CE = OE = 0
VOL	Output Low Voltage	_	0.45		0.45		0.45	V	V _{DD} = 4.75V, I _O = 2.1mA
Vон	Output High Voltage	2.4	_	2.4		2.4	_	V	V _{DD} = 4.75V, I _O = -400μ
VIL	Input Low Voltage	_	0.6	_	0.6		0.6	V	V _{DD} = 4.75V
VIH	Input High Voltage	2.4	_	2.4	_	2.4	_	V	V _{DD} = 5.25V
ال	Input Leakage Current ¹	_	<u>+</u> 1		<u>+</u> 1	_	±1	μΑ	VIN = 0 or VDD
lLO	Output Leakage Current ¹	_	<u>+</u> 1		<u>+</u> 1	_	<u>+</u> 1	μA	$V_O = 0$ or V_{DD}

Erase or Write: VDD = 17V Unless Otherwise Specified

SYMBOL	PARAMETER	TA =	T _A = -55°C		TA = +25°C		125°C		TEST
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	UNITS	CONDITIONS
ICC2	Prog. Current	_	3		3	_	5	mA	V _{IN} = 0 or V _{DD}
ICC2A	Prog. Current	_	25	_	25	_	30	mA	V _{IN} = 5V
VIL	Input Low Voltage	_	0.6	_	0.6	_	0.6	٧	_
VIH	Input High Voltage	3.8	_	3.8	_	3.8	_	V	
¹ Lı	Input Leakage Current ¹	_	<u>+</u> 1		±1	_	<u>+</u> 1	μA	VIN = 0 or VDD
lo	Output Leakage Current ¹	_	<u>+</u> 1	_	<u>+</u> 1	_	<u>+</u> 1	μА	VO = 0 or VDD

AC OPERATING CHARACTERISTICS

Read: VDD = 5V Unless Otherwise Specified

HB 3108

		TA = :	−55°C	TA=	+25°C	TA = 1	125°C		TEST
SYMBOL	PARAMETER	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	UNITS	CONDITIONS
^t ASU	Address Set Up Time	75	_	75	_	75	_	ns	CS = V _H
^t AH	Address Hold Time	130	_	150	_	200		ns	CS = V _H
^t ACE	Access Time from CE		550		700	_	925	ns	CS = V _H , OE = V _L
tOE	Output Enable Time		275	_	325		475	ns	CS = V _H , CE = V _L
t _{ACS}	Access Time from CS		550	meneral	700		925	ns	CE = V _L , OE = V _L
tDF	OE to High Impedence	_	340	_	400	and the same of th	520	ns	CE = VL, CS = VH
tОН	Output Hold from OE, CE, or CS which ever occurs first	0		0		0		ns	_
^t CEH	CE High Time	0.9	_	1.1		1.4		μs	
ССЗ	Dynamic Current		1.0		1.0		1.2	mA	f = 100KHz

READ TEST CONDITIONS

Output Load: C_L = 50pF Input Levels: V_H = 2.4 Volts, V_L = 0.45 Volts Timing Measurement Reference Levels: Input = Output = 50% Input Rise and Fall Times: $t_r = t_f = 10ns$

Erase and Write, VDD = 16V Unless Otherwise Specified

SYMBOL	PARAMETER	T _A = -55°C		TA = +25°C		TA = +125°C			TEST	
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	UNITS	CONDITIONS	
tvps	Program Set Up Time ¹	5	_	5	_	5	_	μs		
tEP	Erase Pulse Width ²	1	10	1	10	1	10	ms	CS = V _H , CE = V _H	
twp	Write Pulse Width ²	1	10	1	10	1	10	ms	CS = VH, OE = VH	
tDS	Data Set Up Time ¹	170	_	200	_	260		ns	CS = V _H , OE = V _H	
^t DH	Data Hold Time ¹	170	_	200	_	260		ns	CS = V _H , OE = V _H	
t _{ASP}	Address Set Up Time ¹	170	_	200	_	260	_	ns	CS = V _H	
t _{AHP}	Address Hold Time ¹	170		200		260		ns	CS = V _H	

PROGRAMMING TEST CONDITIONS


Input Levels: V_H = 3.8 Volts, V_L = 0.6 Volts

Timing Measurement Reference Levels: Input = Output = 50% Input Rise and Fall Times: $t_r = t_f = 10$ ns

NONVOLATILE CHARACTERISTICS

		25°C	0°C to	0°C to +70°C		+ 85°C		TEST	
SYMBOL	PARAMETER	TYPICAL1	MIN.	MAX.	MIN.	MAX.	UNITS	CONDITIONS	
E	Endurance ^{1,3}	100,000	10,000	_	10,000	_	Cycles/Byte	V _{DD} = 16V t _{EP} = t _{WP} = 1 ms	
TR	Retention 1,4	_	10	_	10		Years	V _{DD} = 0	

PROGRAM CHARACTERISTICS VS. SUPPLY VOLTAGE




NOTES:


- 1. This parameter is only sampled and is not 100% tested.
- 2. Erase and Write time is a function of +Vpp. See characteristic curve.
- 3. Endurance is the maximum number of erase/write cycles per byte.
- Retention is the amount of time the data is retained in the memory without power being supplied.


TIMING WAVEFORMS

Read



Chip Erase/Byte Write (CS = VH)





HUGHES MILITARY PROGRAM

HB 3108

The Hughes' Military Program was developed to provide Mil. Std. 883B processing of memory products. This includes screening to Class B of Method 5004 and quality conformance to Method 5005.

Mil. Std. 883B, Method 5004, Class B, defines the procedures for total lot screening of the HB 3108 over the full temperature range defined as: -55° C to + 125 $^{\circ}$ C.

Mil. Std. 883B, Method 5005, Class B, defines the quality conformance inspections and tests required to ensure that each lot consistently meets specified quality and reliability levels. Method 5005 consists of Group A (electrical tests), Group B (package integrity tests), Group C (life tests), and Group D (package integrity tests) lot inspection procedures.

The Hughes' HB 3108 product flow is illustrated below. Details of the Class B screening tests and quality conformance testing for the HB 3108 are found in Hughes Specification Control Documents.

HB 3108 PRODUCT FLOW SCREEN TESTS

REE	N TEST		
)	DICE WAFER	\bigcirc	INTERIM ELECTRICAL TEST
)	FIRST OPTICAL SORT 100% 883 METHOD 2010 CONDITION B		BURN-IN 883 METHOD 1015 CONDITION C 160 HOURS @ T _A = 125°C MIN., 100%
)	DIE ATTACH		FINAL ELECTRICAL TESTS 100%, 883 METHOD 5005
	Q.A. MONITOR		TABLE 1 STATIC & FUNCTIONAL & SWITCHING TESTS AT TA = 25°C, -55°C, & +125°C TEST REQUIREMENTS PER HUGHES SPECIFICATION DRAWING DS 72001 OR 72002
	WIRE BOND ULTRASONIC AI	$\stackrel{\downarrow}{\bowtie}$	Q.A. EXTERNAL VISUAL LOT ACCEPTANCE.
	Q.A. MONITOR		883 METHOD 2009.
	PRE-SEAL OPTICAL SORT 100% 883 METHOD 2010 CONDITION B	QUAI	FINISHED GOODS TO STORES LITY CONFORMANCE TESTS
	Q.A. PRE-SEAL OPTICAL INSPECTION 883 METHOD 2010 CONDITION B	\bowtie	Q.A. GROUP A INSPECTION
	SEAL		
	STABILIZATION BAKE 883 METHOD 1008 CONDITION C	\triangleright	Q.A. GROUP B INSPECTION
	TEMPERATURE CYCLING 883 METHOD 1010 CONDITION C	× ×	Q.A. GROUP C INSPECTION
	CONSTANT ACCELERATION 883 METHOD 2001 CONDITION E OR D		Q.A. GROUP D INSPECTION
	PER PACKAGE LIMITATIONS. Y-1 AXIS MARK	\bigcirc	DATA ON FILE
	FINE LEAK 100% 883 METHOD 1014 CONDITION A OR B		LEGEND
	GROSS LEAK 100% 883 METHOD 1014 CONDITION C		○ PRODUCTION □ Q.A. MONITOR □ Q.A. GATE

OPERATING MODES

The HB 3108 has three modes of operation: Read, Block Erase and Byte Write, all enabled when the chip is selected (CS = high). In the Read Mode the HB 3108 functions as a normal CMOS ROM. When the power input (VDD) is raised to + Vpp the Erase or Write Mode is enabled. In the Erase Mode, all bytes are reset to a logic low (GND). In the Write Mode, bits of the addressed byte may be programmed to a logic high. An Erase Operation is required before re-writing over previously Programmed data. Detailed procedures for each mode follow:

READ MODE: The circuit reads addresses on the falling edge of CE and latches the accessed data until CE goes high again. The latched data will appear at the outputs whenever \overline{CE} is low, CS is high, and \overline{OE} is low. A read is initiated with CS going high if CE is already low.

ERASE MODE: A Block Erase (all 0's in memory) is accomplished by setting \overline{CE} and \overline{OE} high, raising the positive supply to + Vpp and then pulsing \overline{OE} low. When the circuit internally senses the +Vpp voltage, it floats the outputs preventing +Vpp level signals from appearing on the data I/O bus. Erasure can also be controlled by CS if OE is already low.

WRITE MODE: A Write consists of programming 1's into bits that contain a 0. A byte is written by setting CE and \overline{OE} high, raising the positive supply to +Vpp, and pulsing \overline{CE} low. The address lines must have valid data when \overline{CE} falls and the data to be programmed must be valid on the data I/O lines while \overline{CE} is low. A Write operation can follow an Erase while holding +Vpp, and several or all the bytes can be programmed with +VDD held at +VPP. A Write can also be controlled by CS if CE is already low.

SUMMARY OF OPERATING MODES

State	CE	CS	ŌĒ	V _{DD}	I/O Bus
Standby (unselected)5	X	0	X	Χ	Floating
Standby (selected) ⁵	1	1	1	Χ	Floating
Standby (selected)	1	1	0	+5	Floating
Read	0	1	1	+5	Floating
Read	0	1	0	+5	Data Output
Erase	1	1	0	+Vpp	Floating
Program	0	1	1	+VPP	Data Input
Prohibited State	0	1	0	+Vpp	Data Input

NOTE 5 — Recommended modes for V_{DD} transition to and from +V_{PP}. V_{DD} should not fall below input levels during transition.

PIN DESCRIPTIONS

A 0-A 9: Address inputs which select one of 1024 bytes of memory for either Read or Program. The addresses need to be valid only during the falling edge of $\overline{\text{CE}}$.

I/On-I/O7: Bidirectional three-state data lines that are Data outputs during a Read operation and Data inputs during a Write operation.

GND: Negative supply terminal and V = 0 reference.

Vpp: Positive supply terminal. It is raised to +Vpp for Erase and Write operations.

CS: Chip Select. A Logic Low disables all control inputs in all modes.

OE: Output Enable. A Logic High disables the Data Output Drivers in normal operation. If VDD = +VPP, a Logic Low causes a block erase. This input is active only when CS is high.

CE: Chip Enable. This input causes the circuit to read the addresses at its falling edge for both Read and Write operations. For the Read operation, accessed data is latched and valid as long as $\overline{\text{CE}}$ is held at a Logic Low. If VDD = +VPP, a Logic Low causes a byte Write operation. This input is active only when CS is high.

Information furnished by Hughes is believed to be accurate and reliable. However, no responsibility is assumed by Hughes for its use; nor for any infringements or patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Hughes.

HUGHES SOLID STATE PRODUCTS

500 Superior Avenue Newport Beach, CA 92663 Telephone (714) 759-2942 TWX: 910-596-1374 In Europe: Hughes Solid State Products Hughes International Service Co. Schmaedel Str. 22, 8000 Munich, Germany Telephone 49-89-834, 7088 Telex: 5213856 HSPD

Printed in U.S.A. 2/84 Supersedes Previous Data

HUGHES | SOLID STATE PRODUCTS

Serial Input LCD Driver

DESCRIPTION

The 0438A is a CMOS/LSI circuit which acts as a smart peripheral that drives up to 32 segment LCD displays, usually under microprocessor control. The device is processed to MIL STD 883B Class B to meet military/aerospace environments. Requiring only three control lines due to its serial input construction, the device latches the data to be displayed and relieves the microprocessor of the task of generating the required waveforms.

The 0438A can drive any standard or custom parallel drive LCD display whether it be field effect or dynamic scattering, 7, 9, 14 or 16 segment characters, decimals, leading + or -, or special symbols. Several 0438A's can be cascaded. The AC frequency of the LCD waveforms can be supplied by the user or can be generated by attaching a capacitor to the LCD_{\Phi} input, which controls the frequency of an internal oscillator.

The 0438A can also be used as a column driver in a multiplexed LCD display. In this application timing and refresh must be supplied externally.

The 0438A is available in a 40 lead hermetic dual-in-line ceramic package (D suffix), plastic package (P suffix), cerdip (Y suffix) or leadless chip carrier (L suffix). Devices in chip form (H suffix) are available to Class B optical criteria upon request.

FEATURES

- Military Standard 883B, Class B Qualified
- Drives up to 32 LCD segments of arbitrary configuration
- · CMOS construction for: Wide supply voltage range Low power operation High noise immunity Wide temperature range

- CMOS, NMOS, and T²L compatible inputs
- Cascadable
- On chip oscillator
- · Requires only 3 control lines

PIN CONFIGURATION

+ VDD 💳	1	40	CLOCK
LOAD 💳	2	39	SEG 1
SEG 32 🗀	3	38	SEG 2
SEG 31	4	37	SEG 3
SEG 30 🖂	5	36	GND
SEG 29 🗀	6	35	DATA OUT
SEG 28 💳	7	34	DATA IN
SEG 27 🗀	8	33	SEG 4
SEG 26 💳	9	32	SEG 5
SEG 25 🖂	10	31	LCD ¢
SEG 24	11	30	BP
SEG 23 🗀	12	29	SEG 6
SEG 22	13	28	SEG 7
SEG 21	14	27	SEG 8
SEG 20	15	26	SEG 9
SEG 19 🖂	16	25	SEG 10
SEG 18 🖂	17	24	SEG 11
SEG 17 🗀	18	23	SEG 12
SEG 16	19	22	SEG 13
SEG 15	20	21	SEG 14

ABSOLUTE MAXIMUM RATINGS

Inputs (Clk, Data In, Load) $\dots + VDD - 15$ to + VDD + .3VPower Dissipation 250 mW

Operating Temperature


Ceramic Package −55 to +125°C Storage Temperature-65 to + 150 °C

NOTE: Operating the device above the "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


ELECTRICAL CHARACTERISTICS at TA = -55 to + 125°C and VDD = 5V unless otherwise noted

PARAMETER	t	SYMBOL	CONDITION		MIN.	MAX.	UNITS
Supply Voltage		V _{DD}			3	10	V
Supply Current		IDD1	LCDΦ Osc < 15 KHz	5V		200	μА
Supply Culterit		וטטי	LCDΨ OSC < 15 KH2	15V		1.2	mA
			$V_{DD} = 5V$			40	μA
Quiescent Current		la	V _{DD} = 15V			200	μА
Input High Level		VIН			.5V _{DD}	V _{DD}	V
	Clock, Data.	VIL			V _{DD} – 15	.2V _{DD}	V
	Load	ΙL	$V_{DD} = 10V$			10	μA
Input Capacitance		CI				5	pf
Segment Output Impe	edance	RON	IL = 10μA			60	ΚΩ
Backplane Output Impedance		RON				4	ΚΩ
Data-Out Output Impedance		Ron				4	ΚΩ
Clock Rate		f	50% Duty Cycle, V _{DD} =	10	DC	1.0	MHz
Data Set-up Time		tDS	Data change to Clk falling edge, V _{DD} =	10	210		nsec
Data Hold Time		^t DH	V _{DD} = 10		70		nsec
Load Pulse Width		tpW	V _{DD} = 10		245		nsec
Data Out Prop. Delay		tPD	C _L = 55pf, V _{DD} = 10			700	nsec
LCD Φ Input High Le	vel	VIN			.9V _{DD}		V
LCDФ Input Low Lev	vel	VIL				.1V _{DD}	V
LCD φ Input Current	Level	١L	Driven, V _{DD} = 10V			20	μА

BLOCK DIAGRAM HM0438A



TIMING DIAGRAM



OPERATING NOTES

- 1. The shift register loads, shifts, and outputs on the falling edge of Clock.
- 2. A logic 1 on Data In causes a segment to be visible.
- 3. A logic 1 on Load causes a parallel load of the data in the shift register into latches that control the segment drivers.
- 4. If LCD ϕ is driven, it is in phase with the Backplane Output.
- 5. To cascade units, either connect Backplane of one circuit to $LCD\Phi$ of all other circuits (thus one capacitor provides frequency control for all circuits) or connect $LCD\Phi$ of all circuits to a common driving signal. If the former is chosen, tie just one Backplane to the LCD and use a different Backplane output to drive the $LCD\Phi$ inputs. Either the data can be loaded to all circuits in parallel or Data Out can be connected to Data In to form a long serial shift register.
- **6.** The supply voltage of the 0438A is equal to half the peak driving voltage of the LCD. If the 0438A supply voltage is less than the swing of the controlling logic signals, the positive supply leads of the logic circuitry and the 0438A should be tied in common, not the ground (or negative) supply leads. Be careful that input level specifications are met.
- 7. The LCD Φ pin can be used in two modes, driven or oscillating. If LCD Φ is driven, the circuit will sense this condition and pass the LCD Φ input to the Backplane output. If the LCD Φ pin is allowed to oscillate, its frequency is inversely proportional to capacitance and the LCD driving waveforms have a frequency 2^8 slower than the oscillator itself. This relationship is shown in Figure 1. The frequency is nearly independent of supply voltage. If LCD Φ is oscillating, it is important to keep coupling capacitance to backplane and segments as low as possible. Similarly, it is recommended that the load capacitance on LCD Φ be as large as is practical.
- **8.** There are two obvious signal races to be avoided in this circuit, (1) changing Data In when Clock is falling, and (2) changing load when Clock is falling.
- **9.** The number of a segment corresponds to how many clock pulses have occurred since its data was present at the input. For example, the data on Seg 19 was input 19 clock pulses earlier.
- 10. It is acceptable to tie the load line high. In this case the latches are transparent. Also, remote control would only require two signal lines, Clock and Data In.




FIGURE 1

Information furnished by Hughes is believed to be accurate and reliable. However, no responsibility is assumed by Hughes for its use; nor for any infringements or patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Hughes.

HUGHES SOLID STATE PRODUCTS

500 Superior Avenue Newport Beach. CA 92663 Telephone (714) 759-2942 TWX: 910-596-1374 In Europe: Hughes Solid State Products Hughes International Service Co. Schmaedel Str. 22, 8000 Munich. Germany Telephone: 49-89-834, 7088 Telex: 5213856 HSPD

11/83 Rev. N/C
Printed in U.S.A.
Supersedes Previous Data

HUGHES SOLID STATE PRODUCTS

1800 CMOS Microprocessor Products Static ROM

512 x 8 Static ROM - 1831 1024 x 8 Static ROM - 1833

DESCRIPTION

Hughes' 1831 and 1833 are Static CMOS Mask Programmable Read Only Memories processed to MIL STD 883B, Class B to meet military/aerospace environments.

The 1831 and 1833 respond to a 16 bit address time multiplexed on the eight address (MA 0-MA 7). The eight most significant address lines are latched on the chip by the clock input. This address may be decoded by a mask option to allow the 1831 to operate in any 512 word area, and the 1833 in any 1024 word area within the 65,536 byte memory space.

In addition, three chip select signals may be decoded for simplified system interfacing. The Chip Enable Output (CEO) is activated when the chip is selected and can be used as a disable control for small RAM memory systems. Data is accessed from the memory by decoding the Address inputs and enabled on the data bus by the two Chip Selects (CS 2 and CS 1), the Memory Read (MRD) and the upper address decode. The CEI signal may be used as an additional control of the ROM selected output signal, CEO, on the 1833.

The 1831 and 1833 operate over a 4-10.5 voltage range while the 1831C and 1833C operate over a 4-6.5 voltage range. The ROMs are available in a 24 lead hermetic dual-in-line ceramic package (D suffix), cerdip (Y suffix) or leadless chip carrier (L suffix). Devices in chip form (H suffix) are available upon request to Class B optical criteria.


FEATURES

- MIL STD 883B, Class B Qualified
- Static Silicon Gate CMOS Circuitry
- Interfaces Directly with 1802A Microprocessor without Additional Components
- Access Time


850ns Typical at $V_{DD} = 5V$ 350ns Typical at $V_{DD} = 10V$

- Single Voltage Supply
- Low Quiescent and Operating Power
- Static No Clocks Required
- Chip Select and Address Location Within 64K Memory Space, Mask Programmable

FUNCTIONAL DIAGRAM



PIN CONFIGURATION



ABSOLUTE MAXIMUM RATINGS

Operating Temperature Range (T _A) Ceramic Package
DC Supply-Voltage Range (VDD)
(All voltage values referenced to VSS terminal)
1831/1833
1831C/1833C
Storage Temperature Range (T_{stg}) -65 to $+150$ °C

NOTE: Operating the device above the "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

OPERATING CONDITIONS at TA = Full Package Temperature Range Unless Otherwise Specified.

	CONDITIONS		LIN	IITS			LIN	IITS	1.00	
CHARACTERISTICS	V _{DD}	1831		1831C		1833		1833C		UNITS
	(v)	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Profession 2000 Solar
Supply Voltage Range (At T _A = Full Package Temperature Range)	_	4	10.5	4	6.5	4	10.5	4	6.5	V
Recommended Input Voltage Range	_	VSS	V _{DD}	VSS	V _{DD}	VSS	V _{DD}	Vss	V _{DD}	V
Clock Pulse Width (TPA), tpaw	5	200	_	200	_	200	_	200	_	ns
	10	70	_	-	_	70	_	_	_	
Address Setup Time, tas	5	100	-	100	_	100	_	100	_	ns
, ,,	10	50	_	-	_	50	_	_	_	
Address Hold Time, tAH	5	150	_	150	_	120	_	120	_	ns
7.011	10	75	_	-	-	60	_	_	_]

ELECTRICAL CHARACTERISTICS at $T_A = -55$ to + 125°C


Property of the second of the	COND	ITIONS	No.	1831		100	1831C	10 1 -4 7,3K		1833	PRODUCT AND STATES	29 CF 1980 N 1	1833C		
CHARACTERISTICS	V _O (V)	V _{DD} (V)	Min.	Тур.	Max.	Min.	Тур.	Max.	Min.	Тур.	Max.	Min.	Typ.	Max.	UNITS
STATIC															
Quiescent Device Current, I	_	5		0.01	100	_	0.02	400	_	0.01	100		0.02	400	μА
	_	10	_	1	400	-	_	-	_	1	400	-	_	_	
Output Drive Current,	0.4	5	0.4	0.6	_	0.4	C.6	_	0.8	_	_	0.8		_	
N-Channel (Sink), I _D N	0.5	10	0.8	1.2	-	_	_	-	1.8	-	_	_	_	_	mA.
P-Channel (Source), InP	4.6	5	-0.4	0.6	-	0.4	0.6	-	-0.8	-	_	-0.8	_	-	
.,, ,,,	9.5	10	-0.8	1.2	-	_	_	-	- 1.8	_	_	-	_	_	
Output Voltage	_	5	-	0	0.05	_	0	0.05	_	0	0.05	_	0	0.05	,,
Low Level, V _{OL}	_	10	-	0	0.05	-	-	-	_	0	0.05	-	_	-	V
Output Voltage	_	5	4.95	5	-	4.95	5	_	4.95	5	_	4.95	5	_	.,
High Level, VOH	_	10	9.95	10	-	_	-	-	9.95	10	-	-	-	-	V
Input Leakage Current,	_	5	-	-	±1	_	-	±1	_	_	± 1	_	_	± 1	
IIL, IIH	_	10	_	_	± 1	_	_	-	-	-	±1	-	_	-	μA
3-State Output Leakage	0,5	5	-	_	± 1	_	_	±1	_	_	±1	_	_	± 1	
Current, IOUT	0,10	10	_	_	± 1	-	_	-	-	_	±1	_	-	-	μA

^{*} Typical values are for $T_A = 25$ °C and nominal V_{DD}

ELECTRICAL CHARACTERISTICS, Cont.


	COND	TIONS		1831			1831C			1833			1833C		
CHARACTERISTICS	V _O (V)	(V)	Min.	Typ.	Max.	Min.	Тур.*	Max.	Min.	Тур.	Max.	Min.	Тур.*	Max.	UNITS
DYNAMIC: t _f , t _f = 10ns, C _L = 50pF, R	L = 200	ΚΩ													
Access Time From Address	_	5	_	850	1100	_	850	1100	_	650	1000	-	650	1000	
Change, tAA	_	10	_	400	600	_	_	-	_	350	500	-	-	_	ns
Access Time From Chip	_	5	-	700	1000	-	700	800	_	500	900	-	500	900	
Select, tACS	-	10	-	250	500	-	_	_	_	275	400	-	-	-	ns
CEO From Address	_	5	-	500	600	-	500	600	_	120	240	_	120	240	
Change, t _{CA}	_	10	_	200	250	_	_	_	_	70	140	_	_	_	ns
Bus Contention Delay,	_	5	-	200	350	-	200	350	_	220	300	-	220	300	
t _D	-	10	-	100	150	-	_	_	-	130	250	-	-		ns
Daisy Chain Delay,	_	5	_	_	_	_	_	_	_	200	360	_	200	300	
t _{IO}	-	10	-	-	_	-	-	-	_	100	150	-	-	-	ns
Read Delay,	_	5	-	300	800	_	300	700	_	400	700	_	400	700	
^t MRĎ	_	10	-	100	400	_	_	-	-	200	350	_	-	-	ns
Chip Select Delay,	_	5	-	600	800	-	600	800	-	250	450	_	250	450	
tcs	_	10	-	200	400	-	_	-	_	125	250	_	_	-	ns
Chip Enable Output Delay		5		450	500	_	400	500	_	200	325	_	200	325	
Time From CS, t _{CO}	-	10	-	200	250	_	-	_	_	100	170	_	_	-	ns
Power Dissipation, PD	_	5	_	15	-	_	15	_	_	30	-	-	30	-	
Cycle time = $2.5 \mu s$	_	10	-	60	_	_	_	_	_	120	_	-	_	_	mW

^{*}Typical values are for TA = 25°C and nominal VDD



The dynamic characteristic table and the above timing diagrams represent maximum performance capability of the 1831/1833. When used in direct system interface with the 1802A microprocessor, the timing relation will be determined by the clock frequency and timing signal generation of the microprocessor. In the latter case the following general timing conditions hold: $t_{AH} = 0.5 t_{C}$ $t_{PAW} = 1.0t_{C}$

 $\overline{\text{MRD}}$ occurs one clock period (t_C) earlier than address bus MA 0 - MA 7. t_C = 1/1802A clock frequency.



SIGNAL DESCRIPTION

MA0 – MA7: High order byte of a 16-bit memory address appears on the memory address lines, (MA0–MA7), first. Those bits required by the memory system are strobed into internal address latches by Clock (TPA) input. The low order byte of 16-bit address appears on the address lines after the termination of TPA.

BUS0 — **BUS7**: These eight bi-directional three state data lines form a common bus with the 1802A microprocessor.

CLOCK (TPA): A timing signal from 1802A microprocessor (trailing edge of TPA) is used to latch the high order byte of the 16-bit memory address. The polarity of TPA is user mask programmable.

CS1, CS2, MRD: Chip Select and Memory Read (output enable) signals. The polarity of the chip select signals are user mask programmable.

CEO, **CEI**: Chip enable output signal (CEO) is high when either the chip is selected or CEI is high (1833 only). CEO and CEI can be connected in daisy chain operation between several ROMs to control selection of RAM chips in a microprocessor system without additional components. The polarity of CEI is user mask programmable in the 1833.

ORDERING INFORMATION

Contact Hughes for price and other information relating to ROMs. ROM order forms and instructions concerning means of data conveyance are available from Hughes Solid State Products or Hughes' representatives.

Information furnished by Hughes is believed to be accurate and reliable. However, no responsibility is assumed by Hughes for its use; nor for any infringements or patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Hughes.

HUGHES SOLID STATE PRODUCTS

500 Superior Avenue Newport Beach, CA 92663 Telephone (714) 759-2942 TWX: 910-596-1374 In Europe: Hughes Solid State Products Hughes International Service Co. Schmaedel Str. 22, 8000 Munich, Germany Telephone: 49-89-834, 7088 Telex: 5213856 HSPD

Printed in U.S.A. Rev. N/C 5/83 Supersedes Previous Data

CUSTOM CIRCUITS

Hughes can add another dimension to your product by adding nonvolatile memory to your custom circuit!

Hughes is equipped to handle your custom and semi-custom requirements from specification definition through:

- Design
- Mask Fabrication
- Wafer Fabrication
- Assembly
- Test
- Delivery of volume production

Hughes' CMOS processes include our high performance 3μ HCMOS (1 nsec gate delay) and metal gate processes, which are selectively used for logic, nonvolatile memory and analog functions.

Hughes' Standard Cell technology can be used for fast turnaround of prototypes. Our design automation system allows for merging linear and digital logic functions on a Standard Cell device.



Microcircuit Packaging

Hughes is a producer of high volume multi-chip assemblies, utilizing state of the art technology to achieve high packaging densities for hi-rel applications at competitive prices.

grand a service of the service of th		
Section Control of Control		
gritana i defensi pi pi pi		
govine to the large of the larg		A STATE OF S
granterialismus proprieta		The second secon
Secretary Company		
	BULDARY MEGDEOIS	
Section of the sectio		
X	SILICON FOUNDRY	Silicon Foundry
	HUGHES SOLID STAT	

SILICON FOUNDRY

Hughes' full service foundry accepts customer owned tooling (COT) for our 3 \(\mu \) HCMOS silicon gate, 5 \(\mu \) CMOS metal gate, and 7 \(\mu \) PMOS metal gate processes. Custom designs should be supplied in the form of Calma GDS-II database tapes or masks for a

minimum run of 25 wafers. We provide wafers, die or packaged devices, processed for military, industrial or commercial applications.

Hughes provides simulation in


SPICE to worst case parameters. Our post-wafer processing includes wafer probing, packaging and packaged device testing. We maintain our processes by using sophisticated process control monitors.

Process Specifications — Design Parameters

ELECTRICAL PARAMETERS @ 25°C	N Channel Typ.	P Channel Typ.
V _T @ 1µa, volts	.6 to 1.2	6 to −1.2
Field Inv @ 1 µa, volts Poly Silicon	10	-8
Metal I	15	-15
B _{VDSS} volts	10	-10
Body Effect	1.2	0.69
KP	20 to 30	10 to 14
PROCESS PARAMETERS		
Oxide Thickness, µm Gate (Std Gate)	0.070	0.070
Field (Poly-Sub)	0.75	0.75
Field (Poly-Met)	0.60	0.60
Met-Metal II	1.00	1.00
Capacitance COX, pF/sq. mil	.32	.32
CJO, pF/sq. mil	.15	.10
Poly Silicon Sheet Res, ohms/sq.	25	35
Diffusion Well Res., kohms/sq.	1.0 to 2.5	_
Diff. Res., ohms/sq.	20 to 35	30 to 50
Metal Met Thick, µm	.60	.60
Metal II Thick, µm Max. Current Density = 5. 0E5 amp/sq. cm	1.00	1.00




E OF CONTENTS	
AND	
THE CALL PERIODS INTEREST TO	
VIII beliesik er gerots	
CUSTOR ANODUCIS	
X STROPE FOR BOTH	
XI MANUFACTURING FLOWS	Manu Flows
CREERING TO FORM CTION	
XIII GEGHESENTATUS AND DISTRIBUTORS	



HUGHES SOLID STATE PRODUCTS

Q.A. GATE





	\circ	DICE WAFER
	\Diamond	FIRST OPTICAL SORT 100% 883 METHOD 2010 CONDITION B
	\Diamond	DIE ATTACH
		Q.A. MONITOR
	\Diamond	WIRE BOND ULTRASONIC AI 10% REBOND
		Q.A. MONITOR
	\Diamond	PRE-SEAL OPTICAL SORT 100% 883 METHOD 2010 CONDITION B
		Q.A. PRE-SEAL OPTICAL INSPECTION 883 METHOD 2010 CONDITION B
	\Diamond	SEAL
	\Diamond	STABILIZATION BAKE 883 METHOD 1008 CONDITION C MIN.
	\Diamond	TEMPERATURE CYCLING 883 METHOD 1010 CONDITION C
	\Diamond	CONSTANT ACCELERATION 883 METHOD 2001 CONDITION E OR D PER PACKAGE LIMITATIONS, Y-1 AXIS
	\Diamond	MARK
	\Diamond	FINE LEAK 100% 883 METHOD 1014 CONDITION A OR B
	\Diamond	GROSS LEAK 100% 883 METHOD 1014 CONDITION C
	\Diamond	INTERIM ELECTRICAL TEST
	\Diamond	BURN-IN 883 METHOD 1015 CONDITION C 160 HOURS $(\bar{a} T_A = 125^{\circ}C MIN.$
	\bigcirc	FINAL ELECTRICAL TESTS 100% 883 METHOD 5005, TABLE 1 STATIC & FUNCTIONAL TESTS $(a \text{ T}_{A}=25^{\circ}\text{C} \text{ AND } 125^{\circ}\text{C}$ SWITCHING TESTS $(a \text{ T}_{A}=25^{\circ}\text{C}$
PRODUCTION Q.A. MONITOR		TEST REQ. PER HUGHES DATA SHEET OR CUST. SPEC. Q.A. ELECTRICAL INSPECTION; GROUP A TESTS PER 883 METHOD 5005, TABLE 1 STATIC & FUNCTIONAL TESTS ((1) TA = 25°C AND 125°C SWITCHING TESTS ((1) TA = 25°C
Q.A. GATE		Q.A. EXTERNAL VISUAL LOT ACCEPTANCE 883 METHOD 2009, 2.5% AQL

TABLE OF CO	NTENTS	
XII	ORDERING INFORMATION	Ordering Information
	表层形容的分析的ATEX 在ELLA 智的 总统合金 1577 建金 基 5	
	HUGHES SOLID STAT	E PRODUCTS


STATUS NOTICES

Preliminary Information: indicates guidance values for evaluation purposes. Some electrical parameters are subject to change.

Advance Information: indicates design objectives. Some functional characteristics are subject to change.

NOMENCLATURE

Hughes is in the process of re-defining our nomenclature. For more detailed information, contact Hughes or Hughes' representatives.



Example

HM 23C64-C-L-000 = Hughes Military 23C64, 4-6.5 voltage range, in a leadless chip carrier package, standard device.

Product Type

000 = Standard Product XYZ = Custom Product*

Variable Modifier*

One character modifier for speed, power, processing, etc.

Packages

L = Leadless Chip Carrier

D = Ceramic Dip

H = Devices in Chip Form

P = Plastic Dip

Y = Cerdip

Product Flow

C = Commercial

I = Industrial

B = Hi Reliability

M = Military

S = Special*

^{*}For detailed information, contact Hughes' Customer Service.

XII	OREESTAG HIFORMATION	
4777		
A Commence of the commence of		
X		
IX.	AUSTON PRODUCTS	
general de la constante de la		
VII		
and the second		
VI		
yerren er en		
processing on the		
law in again and and		
\$ 100 miles		
hanny ye negyî		

HUGHES U.S. AND CANADIAN SALES REPRESENTATIVES

S

ALABAMA	
Huntsville	
L & D, INC	(205) 837-1469
555 Sparkman Dr. Ste. 820 F	(100) 00:
Huntsville, AL 35803	
ARIZONA	
Scottsdale	
SMS and Associates	(602) 998-0831
7807 East Greenway Rd . Ste. 8	
Scottsdale, AZ 85260	
CALIFORNIA	

CALFORNIA
Campbel

408:866-5153
Compbel

408:866-5153
Campbel
CA 95008
La Mirada
La Mi

FLORIDA Clearwater
Delmac Sales (813) 447-5192
1415 Duncan Ave Sol. Clearwater, FL 33516

1415 Duncan Ave So. Clearwater, Ft. 33516 Orlando Delmac Sales 520 Virgima Dr. Orlando, Ft. 32803 Tamarac Delmac Sales 7338 N W 7th St. Tamarac Ft. 33319 GORGIA

(404) 455-3483 4350 Georgetown Square, Ste 707 Atlanta, GA 30338 Atlanta L & D. INC 4350 Georg

IDAHO
Boise
N R Schultz Co
1074B North Cole Rd , Boise, ID 83704
ILLINOIS
Elk Grove Village
Carlson Electronic Sales Co (312) 956-8240
600 East Higgins Rd
Elk Grove Village, IL 60007
INDIANA

KANSAS Shawnee Mission Technical Sales Assoc P.O. Box 14842 9290 Bond, Ste. 114 Shawnee Mission, KS 66215 MARYLAND

MARYLAND
Towson
Arbote
1301; 825-0775
100 Wopps Road
100 Wopps Roa

Luebbe Sales (313) 477-3131 19500 Middlebelt Rd Ste 260W Livonia, MI 48153

MINNESOTA Windham
R H Sturdy Co (603) 893-9506
8 Birchwood Road, Windham, NH 03087NEW JERSEY
Mariton

Mariton
B G R Associates (609) 983-1020
2002 Greentree Executive Campus, Ste. D.
Mariton, NJ 08053 NEW MEXICO

NEW MEXICO
Albiquarque
Compass Marketing & Sales
COS27 Pennsylvania NE Ste 8
SS27 Pennsylvania NE SS27 Pe

NORTH CAROLINA

NORTH CAROLINA
Greenaboro
L 8 O. IM. (1919) 292 - 3201
L 8 O. IM. (1919) 292 - 3201
L 8 O. IM. (1919) 292 - 3201
L 8 O. IM. (1919) 876-5301
L 9 O. IM. (1919) 876-5301
L 0 O Dresser CI. Raleigh. NC 27609
A172 Crossgale Sq. Cincinnal. OH 45239
Clivelland C. (1916) 333-0425
Luebbe Sales (1916) 333-0425
Columbus. OH 43239
Dayton
Luebbe Sales (1913) 294-0426
3352 Kettering Blvd. Dayton. OH 45439
Dayton
N R Schultz Co.
N R Schul

touston Sundance Sales 5925 Sovereign, Ste 111 Houston, TX 77036

Richardson Sundance Sales (214) 689-0451 1701 North Greenville, Richardson, TX 78071 Stafford (713) 499-9671 620 F.M. 1092. Ste. 206. Stafford, TX 77477

WASHINGTON WASHINGTON
Bellevus
N R Schult Co
300 120th Ave N E, Bligg 4, Ste 210
Bellevus, WA 98005
Bellevus, WA 98005
WISCOMSIN
Millrauke
Carlson Electronic Sales Co
4141 476-2790
10701 West North Ave , Milwaukee, WI 53226

CANADA

ONTARIO

NTARIO Bississauga Vitel Electronics 5945 Airport Rd., Ste. 180 Mississauga, Ontario L4V 1R9

UNITED STATES

ARIZONA

Anaheim Zeus Components 1130 Hawk Cir Anaheim, CA 92807 TWX: 910-591-1696 (213) 924-0454 (714) 632-6880

Santa Clas
Zeus Components
2305 Scoff Blvd: Bldg 64
Santa Clara CA 8905
TWX 910-338 2721
Sunnyase
R W Weatherford
1310 Ker Rd. Sunnyase CA 94086
TWX 910-339 55 2
COLORADO
2007, 270, 3762

COLORADO
Englewood
RV Weatherlord
S15 Seat Ochano Rd. Englewood. CD 80111
S15 Seat Ost-035-0151
COMMECTION
COMMECTION
William
Migray
Migray
73 R Boston Post Rd. Orange. CT 06477
FLORIDA
Winter Park

Winter Park Milgray (305) 647-5747 1850 Lee Road. Ste 104. Winter Park, FL 32789 GEORGIA Atlanta

#UIAMA Indianapolis Advent Electronics, Inc. (317) 872-4910 8446 Moller Rd. Indianapolis, ID 46268

HUGHES U.S. AND CANADIAN DISTRIBUTORS

Cedar Rapids
Advent Electronics Inc
682 S8th Ave. CT SW. Cedar Rapids IA 52404
KANSAS
Overland Park
Migray
(913) 236-8800
Magy LAND
ASS Overland Park
Rockville
ASS Overland Park
Rockville

Rockville
Milgray (800) 638-6656
11820 Parklawn Dr., Rockville, MD 20852
MASSACHUSETTS
Burlington Burlington
Milgray (617) 272-6800
79 Terrace Hall Ave Burlington, MA 01803

MICHIGAN
Farmington Hills
Advent Electronics, Inc
24713 Crestview Ct
Farmington Hills, MI 48018
NEW JERSEY
Mariton . (313) 477-1650

Marition
Migray (800) 257-7111
3002 Greentree Executive Campus
Mariton N. 08053
NEW MEXICO
Albuquerque
Alianace Electronics Inc (505) 292-3360
11030 Cochiti S.E. Alibuquerque, NM 87123
TWX 910-989-1151

NEW YORK Buffalo

NEW YORK
Burland Distributors
3'5 Man 5t. Burland NY 14202
3'5 Man 5t. Burland NY 14202
3'5 Man 5t. Burland NY 14202
17WX 710-322-1892
17WX 720-322-1892
17WX 730-322-3873
191 Hansa Ave. Freeport, NY 11520
17WX 730-225-3873
190 Chester
26us Components
(S14) 3937-7400
17WX 730-557-1248
0HD
Cleveland (216) 447-1520
6155 Rockside Rd , Cleveland, OH 44131

6155 Rockside Rd. Cleveland. OH 44131 TEXAS Dallas R V Weatherford (214) 931-7333 4605 Sunbeit Dr. Dallas. TX 75245 TWX 910-660-5544 Dallas Components (214) 783-7010 1400 Goldmark, Ste 250, Dallas, TX 75240 TWX 910-867, 9429

CANADA

ALBERTA

Calgary
Future Electronics (403) 259-6408
5809 MacLeod Trail South, Unit 109
Calgary, Alberta T2H OJ9
TWX 510-821-1927
BRITISH COLUMBIA

 Vancouver
 (604) 438-5545

 Future Electronics
 (604) 438-5545

 3070 Kingsway, Vancouver, B.C. VSR 5J7
 TWX 610-922-1668

 ONTARIO
 ONTARIO

ONTARIO
Offlaws
Future Electromics
Baster Centre: 1050 Baster Fld
Offlaws. Ontario XC2 3P2
TWX 610-551-1697
OUESC
Future Electromics
237 Hymus Bivd
Ponte-Claire Ouebec H9R SC7
TWX 610-421-3251

EUROPE

AUSTRIA
Becos Ges. m.b.H (0222) 95 91 45
A-1160 Wien, Gablenzgasse 52, Austria (02) 523 62 95
 DENMARK
 (06) 81 65 22

 Micronor Aps
 (06) 81 65 22

 Herringver 98
 Sikeborg, DK 8600 Denmark

 TWX. 63245 Micror
 EMCLAND

 Peloc Electronics
 (0708) 61911

 Spring Garden
 Romitroit Esser RM7 9LP England

 TWX. 23844
 TWX. 23844

(1) 605 60 00 Data Dis 10-12 Rue Emile Landrin 92100 Boulogne, France TWX 201905 TWX 201905
Intil Semiconductor Corp. (ISC) | (01) 506 42 75
28 Rue De La Procession
F-22150 Survense: France
TWX 614596
GERMANY
Astronic GMBH 089/309031
Winzererst 47d
8000 Munchen 40. Germany
Teles. \$216187 Astro Altantik Elektronik G M B H ... (089) 857 20 86 Fraunhoferstr, 11A Fraunhoferstr. 11A
D-8033 Martinsred, Germany
TWX 5215111
ISRAEL
MLRN Electronics
15 Kineret St. Bere Brask. Israel
TWX 342107 RNIS IL

HUGHES INTERNATIONAL REPRESENTATIVES & DISTRIBUTORS ITALY

Gel S STL

Gel S STL

Gel S STL

Gel S STL

(02) 23 52 64

20 133 Milano (laby

TWX 31 45-43 CEFRA

NOT HET HERIAND

S GO EFRA

TWX 31 45-43 CEFRA

S GO EFRA

TWX 31 45-43 CEFRA

TWX 31 45-43 CEFRA

TWX 31 528 KOHA

NORMAY

120 1.6 2 1 10

121 1.6 2 1 10

122 1.6 2 1 10

123 1.6 2 1 10

124 1.6 2 1 10

125 1.6 2 1 10

125 1.6 2 1 10

125 1.6 2 1 10

125 1.6 2 1 10

125 1.6 2 1 10

125 1.6 2 1 10

125 1.6 2 1 10

125 1.6 2 1 10

125 1.6 2 1 10

125 1.6 2 1 10

125 1.6 2 1 10

125 1.6 2 1 10

125 1.6 2 1 10

125 1.6 2 1 10

125 1.6 2 1 10

125 1.6 2 1 10

125 1.6 2 1 10

125 1.6 2 1 10

125 1.6 2 1 10

125 1.6 2 1 10

125 1.6 2 1 10

125 1.6 2 1 10

125 1.6 2 1 10

125 1.6 2 1 10

125 1.6 2 1 10

125 1.6 2 1 10

125 1.6 2 1 10

125 1.6 2 1 10

125 1.6 2 1 10

125 1.6 2 1 10

125 1.6 2 1 10

125 1.6 2 1 10

125 1.6 2 1 10

125 1.6 2 1 10

125 1.6 2 1 10

125 1.6 2 1 10

125 1.6 2 1 10

125 1.6 2 1 10

125 1.6 2 1 10

125 1.6 2 1 10

125 1.6 2 1 10

125 1.6 2 1 10

125 1.6 2 1 10

125 1.6 2 1 10

125 1.6 2 1 10

125 1.6 2 1 10

125 1.6 2 1 10

125 1.6 2 1 10

125 1.6 2 1 10

125 1.6 2 1 10

125 1.6 2 1 10

125 1.6 2 1 10

125 1.6 2 1 10

125 1.6 2 1 10

125 1.6 2 1 10

125 1.6 2 1 10

125 1.6 2 1 10

125 1.6 2 1 10

125 1.6 2 1 10

125 1.6 2 1 10

125 1.6 2 1 10

125 1.6 2 1 10

125 1.6 2 1 10

125 1.6 2 1 10

125 1.6 2 1 10

125 1.6 2 1 10

125 1.6 2 1 10

125 1.6 2 1 10

125 1.6 2 1 10

125 1.6 2 1 10

125 1.6 2 1 10

125 1.6 2 1 10

125 1.6 2 1 10

125 1.6 2 1 10

125 1.6 2 1 10

125 1.6 2 1 10

125 1.6 2 1 10

125 1.6 2 1 10

125 1.6 2 1 10

125 1.6 2 1 10

125 1.6 2 1 10

125 1.6 2 1 10

125 1.6 2 1 10

125 1.6 2 1 10

125 1.6 2 1 10

125 1.6 2 1 10

125 1.6 2 1 10

125 1.6 2 1 10

125 1.6 2 1 10

125 1.6 2 1 10

125 1.6 2 1 10

125 1.6 2 1 10

125 1.6 2 1 10

125 1.6 2 1 10

125 1.6 2 1 10

125 1.6 2 1 10

125 1.6 2 1 10

125 1.6 2 1 10

125 1.6 2 1 10

125 1.6 2 1 10

125 1.6 2 1 10

125 1.6 2 1 10

125 1.6 2 1 10

125 1.6 2 1 10

125 1.6 2 1 10

125 1.6 2 1 10

125 1.6 2 1 10

125 1.6 2 1 10

125 1.6 NORWAY
Henaco A/S (02) 16 21 10
Trondhemsveien 436
Ammerud (05) 0.9 Norway
TWX 78716
SPAIN
Anatronic, S.A. (01) 242 44 55
Avenida De Valladolid, 27
Madrid — 8, Spain
TWX 47397

SWEDEN Allhabo Elektro Allhabo Elektronic 08-54 07 00
Alstroemergatan 29, 80x 49044
S-100 28 Slockholm, Sweden
Telex 19015 Allhabo S
SWITZERLAND
Abelic AG (01) 730 04 55
Landstrasse 78, 8116 Wuerenlos, Switzerland
TWX 59834 ORBT CH ASIA HONG KONG Tektron Electronics Ltd 3-856199 1702 Bank Center, 638 Nathan Road Kowloon, Hong Kong Telex, 38513 Tekhi INDIA 54805

NOTA Kryonix 63805

Kryonix 63805

Kowdiar, Trivandrum-695003, South India

TWX 8 84-307 Krx in

JAPAN
Nihon Teksel Co. Ltd (03) 461-5121
Kyoshin Bidg 13-14 Sakuragaoka-Machi
Shibuya-Ku Tokyo 150, Japan
TWX J23723 Teksel SINGAPORE
Taiga Electronics PTE LTD
171 Tras Street
08-177 Union Building Singapore 0207 Telex: Taiga RS22974 AUSTRALIA

Computer Components 61 (02) 86 83614 70A Rawson St. Epping NSW 2121, Australia TWX: AA71207 Compco